
---------- Begin Simulation Statistics ----------
host_inst_rate                                 361627                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402748                       # Number of bytes of host memory used
host_seconds                                    55.31                       # Real time elapsed on the host
host_tick_rate                              324708207                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017958                       # Number of seconds simulated
sim_ticks                                 17958247500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3319743                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25092.699610                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19186.833185                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3216091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2600908500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.031223                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               103652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             19577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1613133000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025326                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84075                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 22828.723645                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 20416.415043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2818419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     100697500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              767                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     74377000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3643                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 26343.087248                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.378286                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3725                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     98128000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6142573                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 25000.286870                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 19237.898721                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6034510                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      2701606000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.017592                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                108063                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              20344                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1687510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87718                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980878                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.419231                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6142573                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 25000.286870                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 19237.898721                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6034510                       # number of overall hits
system.cpu.dcache.overall_miss_latency     2701606000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.017592                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               108063                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             20344                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1687510000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85971                       # number of replacements
system.cpu.dcache.sampled_refs                  86995                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.419231                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6035564                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502096243000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3600                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12269561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48115.384615                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12269548                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1363283.111111                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12269561                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48115.384615                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12269548                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          625500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012836                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.571907                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12269561                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48115.384615                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12269548                       # number of overall hits
system.cpu.icache.overall_miss_latency         625500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.571907                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12269548                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 46167.747265                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       704750662                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 15265                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2920                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            51750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        40000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2908                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               621000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.004110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         12                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          440000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.003767                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84084                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       58666.850059                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42805.455613                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          70452                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              799746500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.162124                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        13632                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         582967500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.161969                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   13619                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     724                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56516.574586                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40551.795580                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            40918000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       724                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29359500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  724                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3600                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3600                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.566547                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87004                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        58660.766637                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   42803.191489                       # average overall mshr miss latency
system.l2.demand_hits                           73360                       # number of demand (read+write) hits
system.l2.demand_miss_latency               800367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.156820                       # miss rate for demand accesses
system.l2.demand_misses                         13644                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          583407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.156659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    13630                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.653814                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.046684                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10712.085367                       # Average occupied blocks per context
system.l2.occ_blocks::1                    764.876672                       # Average occupied blocks per context
system.l2.overall_accesses                      87004                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       58660.766637                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  44580.659699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          73360                       # number of overall hits
system.l2.overall_miss_latency              800367500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.156820                       # miss rate for overall accesses
system.l2.overall_misses                        13644                       # number of overall misses
system.l2.overall_mshr_hits                        12                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1288158162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.332111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   28895                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.559974                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          8548                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          724                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        16218                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            15434                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit           60                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          13308                       # number of replacements
system.l2.sampled_refs                          28386                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11476.962039                       # Cycle average of tags in use
system.l2.total_refs                            72854                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1495                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27499628                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2046836                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2108264                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       158016                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2176873                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2334702                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        97163                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7900384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.316203                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.777159                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3336085     42.23%     42.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2832983     35.86%     78.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       165742      2.10%     80.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73419      0.93%     81.11% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       752186      9.52%     90.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       632720      8.01%     98.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6466      0.08%     98.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3620      0.05%     98.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        97163      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7900384                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       158012                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2944957                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.841687                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.841687                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        84452                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          195                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       152834                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14552678                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4553844                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3258410                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       499649                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         3677                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3565784                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3559364                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6420                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1937527                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1931361                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6166                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1628257                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1628003                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             254                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2334702                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2266694                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5581171                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41957                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14846132                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        185558                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.277384                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2266694                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2046836                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.763855                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8400033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.767390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.707151                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        5085556     60.54%     60.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         787265      9.37%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         185733      2.21%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52623      0.63%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         608862      7.25%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         609646      7.26%     87.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          32429      0.39%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         452072      5.38%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         585847      6.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8400033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 16833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1983153                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              870570                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.416461                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3565784                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1628257                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8705862                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11831474                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764930                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6659378                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.405686                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11841196                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       172245                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          8632                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2053810                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       389262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1702307                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13437481                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1937527                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       149879                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11922164                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           75                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       499649                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          363                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked        14273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       141276                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         9951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11210                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       447227                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       304885                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11210                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.188091                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.188091                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8468614     70.15%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1952248     16.17%     86.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1651182     13.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12072044                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         7076                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000586                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         6305     89.10%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     89.10% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead          572      8.08%     97.19% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          199      2.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8400033                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.437142                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.319464                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2327631     27.71%     27.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2532391     30.15%     57.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2314319     27.55%     85.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       200144      2.38%     87.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       858481     10.22%     98.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       133168      1.59%     99.60% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26890      0.32%     99.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6593      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          416      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8400033                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.434268                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12566911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12072044                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2291471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2035                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       907811                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2266695                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2266694                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       614006                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         1459                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2053810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1702307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8416866                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        58353                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          228                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4606077                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        24506                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         2491                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     19071930                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14349855                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9405800                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3208640                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       499649                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        27313                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2426963                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        51035                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   779                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
