[Benchmarks] set sniper output to rundi /scratch/miz087/results/baseline_roi_splash2_barnes_large
/scratch/miz087/results/baseline_roi_splash2_barnes_large
[SPLASH] Benchmarks to run: barnes

[SPLASH] [========== Running benchmark barnes ==========]
[SPLASH] Setting up run directory: /scratch/miz087/results/baseline_roi_splash2_barnes_large
[SPLASH] Running 'SNIPER_APP_LD_PRELOAD=$LD_PRELOAD; unset LD_PRELOAD; /home_masters/miz087/workplace/micro_exp/run-sniper -n 4 -m 'localhost' -d '/scratch/miz087/results/baseline_roi_splash2_barnes_large' -sthermalstats --power -c gainestown_cache --roi --curdir=/home_masters/miz087/workplace/micro_exp/benchmarks  --  /home_masters/miz087/workplace/micro_exp/benchmarks/splash2/splash2/codes/apps/barnes/BARNES < input':
[SPLASH] [---------- Beginning of output ----------]
[SNIPER] Start
----------BEGIN_INIT_STATS_MANAGER------------
----------END_INIT_STATS_MANAGER------------
Normal Cache Total set: 524288
now initialize a stacked dram unison cache
Executing Python script /scratch/miz087/results/baseline_roi_splash2_barnes_large/sim.scripts.py
[SNIPER] --------------------------------------------------------------------------------
[SNIPER] Sniper using Pin frontend
[SNIPER] Running pre-ROI region in  CACHE_ONLY mode
[SNIPER] Running application ROI in DETAILED mode
[SNIPER] Running post-ROI region in FAST_FORWARD mode
[SNIPER] --------------------------------------------------------------------------------

		Hack code: Plummer model

     nbody     dtime       eps       tol     dtout     tstop    fcells     NPROC
     32768   0.02500    0.0500      1.00     0.250     0.075      2.00         4

[HOOKS] Entering ROI
[SNIPER] Enabling performance models
[SNIPER] Setting instrumentation mode to DETAILED
[SNIPER] Disabling performance models
[SNIPER] Leaving ROI after 9380.33 seconds
[SNIPER] Simulated 3618.6M instructions, 1290.0M cycles, 2.81 IPC
[SNIPER] Simulation speed 386.5 KIPS (96.6 KIPS / target core - 10350.0ns/instr)
[SNIPER] Sampling: executed 97.31% of simulated time in detailed mode
[SNIPER] Setting instrumentation mode to FAST_FORWARD
COMPUTESTART  =   3804522975
[HOOKS] Leaving ROI
COMPUTEEND    =    256576815
COMPUTETIME   =    747021136
TRACKTIME     =    125249037
PARTITIONTIME =      4136176	 0.03
TREEBUILDTIME =     86387689	 0.69
FORCECALCTIME =      8568055	 0.07
RESTTIME      =     26157117	 0.21

 ***** [DRAM_CACHE_Result] *****

*** DRAM Total Access: 127241, miss: 22183, miss rate: 0.174338
*** DRAM Total Access In ROI: 22326, miss: 5800, miss rate: 0.259787
*** DRAM Remap Times: 0 invalid times, 0 total invalid_blocks, 0 migrate times, 0 total migrate blocks.
*** DRAM Statistics: 85917725 reads, 6499235 writes, 83580768 row hits, 2143036 ACT time, 2143036 PRE time, 1848270 RD time, 172741 WR time.

 ***** [DRAM_CACHE_Result] *****

[RAMULATOR OUTPUT]

**Total Ticks: 15868073

**Ramulator Active Cycles: 1.1666e+06

**DRAM Cycles: 1.58681e+07

**Maximum Bandwidth: 0

Number of Incoming Requests: 270395

**Serving Request**
Channel_0: serving reads(6460), serving writes(1107).
Channel_1: serving reads(7594), serving writes(778).
Channel_2: serving reads(5410), serving writes(467).
Channel_3: serving reads(5457), serving writes(565).
Channel_4: serving reads(6056), serving writes(821).
Channel_5: serving reads(5512), serving writes(342).
Channel_6: serving reads(5218), serving writes(322).
Channel_7: serving reads(5346), serving writes(329).
Channel_8: serving reads(5467), serving writes(327).
Channel_9: serving reads(6874), serving writes(551).
Channel_10: serving reads(6379), serving writes(509).
Channel_11: serving reads(6061), serving writes(498).
Channel_12: serving reads(6136), serving writes(498).
Channel_13: serving reads(5838), serving writes(527).
Channel_14: serving reads(6452), serving writes(540).
Channel_15: serving reads(6379), serving writes(531).
Channel_16: serving reads(6703), serving writes(503).
Channel_17: serving reads(5876), serving writes(456).
Channel_18: serving reads(6405), serving writes(505).
Channel_19: serving reads(5918), serving writes(491).
Channel_20: serving reads(6289), serving writes(498).
Channel_21: serving reads(6175), serving writes(573).
Channel_22: serving reads(6376), serving writes(500).
Channel_23: serving reads(6294), serving writes(493).
Channel_24: serving reads(6329), serving writes(479).
Channel_25: serving reads(6034), serving writes(489).
Channel_26: serving reads(6250), serving writes(493).
Channel_27: serving reads(6192), serving writes(504).
Channel_28: serving reads(6119), serving writes(481).
Channel_29: serving reads(6429), serving writes(507).
Channel_30: serving reads(6234), serving writes(482).
Channel_31: serving reads(5842), serving writes(415).
[RAMULATOR OUTPUT]

----------[STAT_STORE_UNIT]-----------

Hot Access: 0, Cool Access: 273796

Hits on previous hot rows: 0

Hits on previous cool rows: 0

Total remap times: 0, Total Inter-Vault remaps: 0, Total number of intervals: 0


----------[STAT_STORE_UNIT]-----------

 ***** [REF/AC_Result] *****
/*BANK*/0->0: cool access (723), hot access (0), error acces (0).
/*BANK*/0->1: cool access (0), hot access (0), error acces (0).
/*BANK*/0->2: cool access (0), hot access (0), error acces (0).
/*BANK*/0->3: cool access (0), hot access (0), error acces (0).
/*BANK*/0->4: cool access (46), hot access (0), error acces (0).
/*BANK*/0->5: cool access (0), hot access (0), error acces (0).
/*BANK*/0->6: cool access (0), hot access (0), error acces (0).
/*BANK*/0->7: cool access (0), hot access (0), error acces (0).
/*BANK*/1->0: cool access (436), hot access (0), error acces (0).
/*BANK*/1->1: cool access (0), hot access (0), error acces (0).
/*BANK*/1->2: cool access (0), hot access (0), error acces (0).
/*BANK*/1->3: cool access (0), hot access (0), error acces (0).
/*BANK*/1->4: cool access (0), hot access (0), error acces (0).
/*BANK*/1->5: cool access (0), hot access (0), error acces (0).
/*BANK*/1->6: cool access (0), hot access (0), error acces (0).
/*BANK*/1->7: cool access (0), hot access (0), error acces (0).
/*BANK*/2->0: cool access (45), hot access (0), error acces (0).
/*BANK*/2->1: cool access (0), hot access (0), error acces (0).
/*BANK*/2->2: cool access (0), hot access (0), error acces (0).
/*BANK*/2->3: cool access (0), hot access (0), error acces (0).
/*BANK*/2->4: cool access (0), hot access (0), error acces (0).
/*BANK*/2->5: cool access (0), hot access (0), error acces (0).
/*BANK*/2->6: cool access (0), hot access (0), error acces (0).
/*BANK*/2->7: cool access (0), hot access (0), error acces (0).
/*BANK*/3->0: cool access (37), hot access (0), error acces (0).
/*BANK*/3->1: cool access (0), hot access (0), error acces (0).
/*BANK*/3->2: cool access (36), hot access (0), error acces (0).
/*BANK*/3->3: cool access (0), hot access (0), error acces (0).
/*BANK*/3->4: cool access (0), hot access (0), error acces (0).
/*BANK*/3->5: cool access (0), hot access (0), error acces (0).
/*BANK*/3->6: cool access (0), hot access (0), error acces (0).
/*BANK*/3->7: cool access (0), hot access (0), error acces (0).
/*BANK*/4->0: cool access (26), hot access (0), error acces (0).
/*BANK*/4->1: cool access (0), hot access (0), error acces (0).
/*BANK*/4->2: cool access (176), hot access (0), error acces (0).
/*BANK*/4->3: cool access (36), hot access (0), error acces (0).
/*BANK*/4->4: cool access (0), hot access (0), error acces (0).
/*BANK*/4->5: cool access (0), hot access (0), error acces (0).
/*BANK*/4->6: cool access (0), hot access (0), error acces (0).
/*BANK*/4->7: cool access (0), hot access (0), error acces (0).
/*BANK*/5->0: cool access (0), hot access (0), error acces (0).
/*BANK*/5->1: cool access (0), hot access (0), error acces (0).
/*BANK*/5->2: cool access (0), hot access (0), error acces (0).
/*BANK*/5->3: cool access (48), hot access (0), error acces (0).
/*BANK*/5->4: cool access (0), hot access (0), error acces (0).
/*BANK*/5->5: cool access (0), hot access (0), error acces (0).
/*BANK*/5->6: cool access (0), hot access (0), error acces (0).
/*BANK*/5->7: cool access (0), hot access (0), error acces (0).
/*BANK*/6->0: cool access (0), hot access (0), error acces (0).
/*BANK*/6->1: cool access (0), hot access (0), error acces (0).
/*BANK*/6->2: cool access (0), hot access (0), error acces (0).
/*BANK*/6->3: cool access (0), hot access (0), error acces (0).
/*BANK*/6->4: cool access (0), hot access (0), error acces (0).
/*BANK*/6->5: cool access (0), hot access (0), error acces (0).
/*BANK*/6->6: cool access (0), hot access (0), error acces (0).
/*BANK*/6->7: cool access (0), hot access (0), error acces (0).
/*BANK*/7->0: cool access (0), hot access (0), error acces (0).
/*BANK*/7->1: cool access (0), hot access (0), error acces (0).
/*BANK*/7->2: cool access (0), hot access (0), error acces (0).
/*BANK*/7->3: cool access (52), hot access (0), error acces (0).
/*BANK*/7->4: cool access (0), hot access (0), error acces (0).
/*BANK*/7->5: cool access (0), hot access (0), error acces (0).
/*BANK*/7->6: cool access (0), hot access (0), error acces (0).
/*BANK*/7->7: cool access (0), hot access (0), error acces (0).
/*BANK*/8->0: cool access (0), hot access (0), error acces (0).
/*BANK*/8->1: cool access (0), hot access (0), error acces (0).
/*BANK*/8->2: cool access (0), hot access (0), error acces (0).
/*BANK*/8->3: cool access (29), hot access (0), error acces (0).
/*BANK*/8->4: cool access (0), hot access (0), error acces (0).
/*BANK*/8->5: cool access (0), hot access (0), error acces (0).
/*BANK*/8->6: cool access (0), hot access (0), error acces (0).
/*BANK*/8->7: cool access (0), hot access (0), error acces (0).
/*BANK*/9->0: cool access (0), hot access (0), error acces (0).
/*BANK*/9->1: cool access (0), hot access (0), error acces (0).
/*BANK*/9->2: cool access (76), hot access (0), error acces (0).
/*BANK*/9->3: cool access (570), hot access (0), error acces (0).
/*BANK*/9->4: cool access (0), hot access (0), error acces (0).
/*BANK*/9->5: cool access (0), hot access (0), error acces (0).
/*BANK*/9->6: cool access (0), hot access (0), error acces (0).
/*BANK*/9->7: cool access (0), hot access (0), error acces (0).
/*BANK*/10->0: cool access (0), hot access (0), error acces (0).
/*BANK*/10->1: cool access (0), hot access (0), error acces (0).
/*BANK*/10->2: cool access (0), hot access (0), error acces (0).
/*BANK*/10->3: cool access (1713), hot access (0), error acces (0).
/*BANK*/10->4: cool access (0), hot access (0), error acces (0).
/*BANK*/10->5: cool access (0), hot access (0), error acces (0).
/*BANK*/10->6: cool access (0), hot access (0), error acces (0).
/*BANK*/10->7: cool access (0), hot access (0), error acces (0).
/*BANK*/11->0: cool access (0), hot access (0), error acces (0).
/*BANK*/11->1: cool access (0), hot access (0), error acces (0).
/*BANK*/11->2: cool access (0), hot access (0), error acces (0).
/*BANK*/11->3: cool access (1770), hot access (0), error acces (0).
/*BANK*/11->4: cool access (0), hot access (0), error acces (0).
/*BANK*/11->5: cool access (0), hot access (0), error acces (0).
/*BANK*/11->6: cool access (0), hot access (0), error acces (0).
/*BANK*/11->7: cool access (0), hot access (0), error acces (0).
/*BANK*/12->0: cool access (0), hot access (0), error acces (0).
/*BANK*/12->1: cool access (0), hot access (0), error acces (0).
/*BANK*/12->2: cool access (0), hot access (0), error acces (0).
/*BANK*/12->3: cool access (1675), hot access (0), error acces (0).
/*BANK*/12->4: cool access (0), hot access (0), error acces (0).
/*BANK*/12->5: cool access (0), hot access (0), error acces (0).
/*BANK*/12->6: cool access (0), hot access (0), error acces (0).
/*BANK*/12->7: cool access (0), hot access (0), error acces (0).
/*BANK*/13->0: cool access (0), hot access (0), error acces (0).
/*BANK*/13->1: cool access (0), hot access (0), error acces (0).
/*BANK*/13->2: cool access (119), hot access (0), error acces (0).
/*BANK*/13->3: cool access (1767), hot access (0), error acces (0).
/*BANK*/13->4: cool access (0), hot access (0), error acces (0).
/*BANK*/13->5: cool access (0), hot access (0), error acces (0).
/*BANK*/13->6: cool access (0), hot access (0), error acces (0).
/*BANK*/13->7: cool access (0), hot access (0), error acces (0).
/*BANK*/14->0: cool access (0), hot access (0), error acces (0).
/*BANK*/14->1: cool access (0), hot access (0), error acces (0).
/*BANK*/14->2: cool access (74), hot access (0), error acces (0).
/*BANK*/14->3: cool access (1683), hot access (0), error acces (0).
/*BANK*/14->4: cool access (0), hot access (0), error acces (0).
/*BANK*/14->5: cool access (0), hot access (0), error acces (0).
/*BANK*/14->6: cool access (0), hot access (0), error acces (0).
/*BANK*/14->7: cool access (0), hot access (0), error acces (0).
/*BANK*/15->0: cool access (0), hot access (0), error acces (0).
/*BANK*/15->1: cool access (0), hot access (0), error acces (0).
/*BANK*/15->2: cool access (32), hot access (0), error acces (0).
/*BANK*/15->3: cool access (1829), hot access (0), error acces (0).
/*BANK*/15->4: cool access (0), hot access (0), error acces (0).
/*BANK*/15->5: cool access (0), hot access (0), error acces (0).
/*BANK*/15->6: cool access (0), hot access (0), error acces (0).
/*BANK*/15->7: cool access (0), hot access (0), error acces (0).
/*BANK*/16->0: cool access (0), hot access (0), error acces (0).
/*BANK*/16->1: cool access (0), hot access (0), error acces (0).
/*BANK*/16->2: cool access (38), hot access (0), error acces (0).
/*BANK*/16->3: cool access (2086), hot access (0), error acces (0).
/*BANK*/16->4: cool access (0), hot access (0), error acces (0).
/*BANK*/16->5: cool access (0), hot access (0), error acces (0).
/*BANK*/16->6: cool access (0), hot access (0), error acces (0).
/*BANK*/16->7: cool access (0), hot access (0), error acces (0).
/*BANK*/17->0: cool access (0), hot access (0), error acces (0).
/*BANK*/17->1: cool access (0), hot access (0), error acces (0).
/*BANK*/17->2: cool access (26), hot access (0), error acces (0).
/*BANK*/17->3: cool access (1553), hot access (0), error acces (0).
/*BANK*/17->4: cool access (0), hot access (0), error acces (0).
/*BANK*/17->5: cool access (0), hot access (0), error acces (0).
/*BANK*/17->6: cool access (0), hot access (0), error acces (0).
/*BANK*/17->7: cool access (0), hot access (0), error acces (0).
/*BANK*/18->0: cool access (0), hot access (0), error acces (0).
/*BANK*/18->1: cool access (0), hot access (0), error acces (0).
/*BANK*/18->2: cool access (0), hot access (0), error acces (0).
/*BANK*/18->3: cool access (1810), hot access (0), error acces (0).
/*BANK*/18->4: cool access (0), hot access (0), error acces (0).
/*BANK*/18->5: cool access (0), hot access (0), error acces (0).
/*BANK*/18->6: cool access (0), hot access (0), error acces (0).
/*BANK*/18->7: cool access (0), hot access (0), error acces (0).
/*BANK*/19->0: cool access (0), hot access (0), error acces (0).
/*BANK*/19->1: cool access (0), hot access (0), error acces (0).
/*BANK*/19->2: cool access (28), hot access (0), error acces (0).
/*BANK*/19->3: cool access (1692), hot access (0), error acces (0).
/*BANK*/19->4: cool access (0), hot access (0), error acces (0).
/*BANK*/19->5: cool access (0), hot access (0), error acces (0).
/*BANK*/19->6: cool access (0), hot access (0), error acces (0).
/*BANK*/19->7: cool access (0), hot access (0), error acces (0).
/*BANK*/20->0: cool access (0), hot access (0), error acces (0).
/*BANK*/20->1: cool access (0), hot access (0), error acces (0).
/*BANK*/20->2: cool access (0), hot access (0), error acces (0).
/*BANK*/20->3: cool access (1664), hot access (0), error acces (0).
/*BANK*/20->4: cool access (0), hot access (0), error acces (0).
/*BANK*/20->5: cool access (0), hot access (0), error acces (0).
/*BANK*/20->6: cool access (0), hot access (0), error acces (0).
/*BANK*/20->7: cool access (0), hot access (0), error acces (0).
/*BANK*/21->0: cool access (0), hot access (0), error acces (0).
/*BANK*/21->1: cool access (0), hot access (0), error acces (0).
/*BANK*/21->2: cool access (0), hot access (0), error acces (0).
/*BANK*/21->3: cool access (1791), hot access (0), error acces (0).
/*BANK*/21->4: cool access (0), hot access (0), error acces (0).
/*BANK*/21->5: cool access (0), hot access (0), error acces (0).
/*BANK*/21->6: cool access (0), hot access (0), error acces (0).
/*BANK*/21->7: cool access (0), hot access (0), error acces (0).
/*BANK*/22->0: cool access (0), hot access (0), error acces (0).
/*BANK*/22->1: cool access (0), hot access (0), error acces (0).
/*BANK*/22->2: cool access (0), hot access (0), error acces (0).
/*BANK*/22->3: cool access (1678), hot access (0), error acces (0).
/*BANK*/22->4: cool access (0), hot access (0), error acces (0).
/*BANK*/22->5: cool access (0), hot access (0), error acces (0).
/*BANK*/22->6: cool access (0), hot access (0), error acces (0).
/*BANK*/22->7: cool access (0), hot access (0), error acces (0).
/*BANK*/23->0: cool access (0), hot access (0), error acces (0).
/*BANK*/23->1: cool access (0), hot access (0), error acces (0).
/*BANK*/23->2: cool access (0), hot access (0), error acces (0).
/*BANK*/23->3: cool access (1717), hot access (0), error acces (0).
/*BANK*/23->4: cool access (0), hot access (0), error acces (0).
/*BANK*/23->5: cool access (0), hot access (0), error acces (0).
/*BANK*/23->6: cool access (0), hot access (0), error acces (0).
/*BANK*/23->7: cool access (0), hot access (0), error acces (0).
/*BANK*/24->0: cool access (0), hot access (0), error acces (0).
/*BANK*/24->1: cool access (0), hot access (0), error acces (0).
/*BANK*/24->2: cool access (0), hot access (0), error acces (0).
/*BANK*/24->3: cool access (1890), hot access (0), error acces (0).
/*BANK*/24->4: cool access (0), hot access (0), error acces (0).
/*BANK*/24->5: cool access (0), hot access (0), error acces (0).
/*BANK*/24->6: cool access (0), hot access (0), error acces (0).
/*BANK*/24->7: cool access (0), hot access (0), error acces (0).
/*BANK*/25->0: cool access (0), hot access (0), error acces (0).
/*BANK*/25->1: cool access (0), hot access (0), error acces (0).
/*BANK*/25->2: cool access (0), hot access (0), error acces (0).
/*BANK*/25->3: cool access (1692), hot access (0), error acces (0).
/*BANK*/25->4: cool access (0), hot access (0), error acces (0).
/*BANK*/25->5: cool access (0), hot access (0), error acces (0).
/*BANK*/25->6: cool access (0), hot access (0), error acces (0).
/*BANK*/25->7: cool access (0), hot access (0), error acces (0).
/*BANK*/26->0: cool access (0), hot access (0), error acces (0).
/*BANK*/26->1: cool access (0), hot access (0), error acces (0).
/*BANK*/26->2: cool access (0), hot access (0), error acces (0).
/*BANK*/26->3: cool access (1672), hot access (0), error acces (0).
/*BANK*/26->4: cool access (0), hot access (0), error acces (0).
/*BANK*/26->5: cool access (0), hot access (0), error acces (0).
/*BANK*/26->6: cool access (0), hot access (0), error acces (0).
/*BANK*/26->7: cool access (0), hot access (0), error acces (0).
/*BANK*/27->0: cool access (0), hot access (0), error acces (0).
/*BANK*/27->1: cool access (0), hot access (0), error acces (0).
/*BANK*/27->2: cool access (0), hot access (0), error acces (0).
/*BANK*/27->3: cool access (1839), hot access (0), error acces (0).
/*BANK*/27->4: cool access (0), hot access (0), error acces (0).
/*BANK*/27->5: cool access (0), hot access (0), error acces (0).
/*BANK*/27->6: cool access (0), hot access (0), error acces (0).
/*BANK*/27->7: cool access (0), hot access (0), error acces (0).
/*BANK*/28->0: cool access (0), hot access (0), error acces (0).
/*BANK*/28->1: cool access (0), hot access (0), error acces (0).
/*BANK*/28->2: cool access (0), hot access (0), error acces (0).
/*BANK*/28->3: cool access (1548), hot access (0), error acces (0).
/*BANK*/28->4: cool access (0), hot access (0), error acces (0).
/*BANK*/28->5: cool access (0), hot access (0), error acces (0).
/*BANK*/28->6: cool access (0), hot access (0), error acces (0).
/*BANK*/28->7: cool access (0), hot access (0), error acces (0).
/*BANK*/29->0: cool access (0), hot access (0), error acces (0).
/*BANK*/29->1: cool access (0), hot access (0), error acces (0).
/*BANK*/29->2: cool access (0), hot access (0), error acces (0).
/*BANK*/29->3: cool access (1682), hot access (0), error acces (0).
/*BANK*/29->4: cool access (0), hot access (0), error acces (0).
/*BANK*/29->5: cool access (0), hot access (0), error acces (0).
/*BANK*/29->6: cool access (0), hot access (0), error acces (0).
/*BANK*/29->7: cool access (0), hot access (0), error acces (0).
/*BANK*/30->0: cool access (0), hot access (0), error acces (0).
/*BANK*/30->1: cool access (0), hot access (0), error acces (0).
/*BANK*/30->2: cool access (8), hot access (0), error acces (0).
/*BANK*/30->3: cool access (1630), hot access (0), error acces (0).
/*BANK*/30->4: cool access (0), hot access (0), error acces (0).
/*BANK*/30->5: cool access (0), hot access (0), error acces (0).
/*BANK*/30->6: cool access (0), hot access (0), error acces (0).
/*BANK*/30->7: cool access (0), hot access (0), error acces (0).
/*BANK*/31->0: cool access (0), hot access (0), error acces (0).
/*BANK*/31->1: cool access (0), hot access (0), error acces (0).
/*BANK*/31->2: cool access (0), hot access (0), error acces (0).
/*BANK*/31->3: cool access (1335), hot access (0), error acces (0).
/*BANK*/31->4: cool access (0), hot access (0), error acces (0).
/*BANK*/31->5: cool access (0), hot access (0), error acces (0).
/*BANK*/31->6: cool access (0), hot access (0), error acces (0).
/*BANK*/31->7: cool access (0), hot access (0), error acces (0).
{Summary}: 0 Hot Accesses, 40377 Cool Accesses.

 ***** [REF/AC_Result] *****
                     Power     Energy    Energy %
  core-core         9.60 W     4.53  J     21.70%
  core-ifetch       2.34 W     1.11  J      5.29%
  core-alu          1.38 W     0.65  J      3.12%
  core-int          2.03 W     0.96  J      4.59%
  core-fp           3.62 W     1.71  J      8.17%
  core-mem          3.22 W     1.52  J      7.29%
  core-other        3.79 W     1.79  J      8.58%
  icache            1.71 W     0.81  J      3.87%
  dcache            7.16 W     3.38  J     16.19%
  l2                1.70 W     0.80  J      3.84%
  l3                3.39 W     1.60  J      7.65%
  dram              4.26 W     2.01  J      9.64%
  other             0.03 W     0.02  J      0.07%

  core             25.98 W    12.27  J     58.74%
  cache            13.96 W     6.59  J     31.55%
  total            44.23 W    20.89  J    100.00%
Warning: Unable to run gnuplot to create cpi stack graphs.  Maybe gnuplot is not installed?
[SNIPER] End
[SNIPER] Elapsed time: 9438.00 seconds
[SNIPER] Running McPAT
[SPLASH] [----------    End of output    ----------]
[SPLASH] Done.
/scratch/miz087/results/baseline_roi_splash2_barnes_large
