
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v
# synth_design -part xc7z020clg484-3 -top Sqrt_64b -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top Sqrt_64b -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 282259 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 242942 ; free virtual = 311494
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sqrt_64b' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__32_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:707]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__29_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:669]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__28_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:659]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__26_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:631]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__25_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:621]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__23_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:593]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__22_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:583]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__20_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:555]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__19_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:545]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__17_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:517]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__16_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:507]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__14_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:479]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__13_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:469]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__12_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:459]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__10_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:431]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__9_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__8_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:411]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__6_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:383]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__5_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:373]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__4_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:363]
WARNING: [Synth 8-3936] Found unconnected internal register 'res__2_reg' and it is trimmed from '64' to '32' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:335]
INFO: [Synth 8-6155] done synthesizing module 'Sqrt_64b' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b.v:54]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.297 ; gain = 79.660 ; free physical = 242921 ; free virtual = 311474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.297 ; gain = 79.660 ; free physical = 242909 ; free virtual = 311461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.297 ; gain = 87.660 ; free physical = 242923 ; free virtual = 311476
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5545] ROM "res" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1593.434 ; gain = 119.797 ; free physical = 242816 ; free virtual = 311369
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     28947|
|2     |Sqrt_64b__GB1 |           1|      8028|
|3     |Sqrt_64b__GB2 |           1|     10453|
|4     |Sqrt_64b__GB3 |           1|     16768|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Sqrt_64b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 52    
	   3 Input     64 Bit       Adders := 1     
	   4 Input     64 Bit       Adders := 30    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 52    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[53]' (FD) to 'i_0/one__11_q_reg[55]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[55]' (FD) to 'i_0/one__11_q_reg[54]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[54]' (FD) to 'i_0/one__11_q_reg[52]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[52]' (FD) to 'i_0/one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[50]' (FD) to 'i_0/one__11_q_reg[51]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[51]' (FD) to 'i_0/one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[48]' (FD) to 'i_0/one__11_q_reg[49]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[49]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[1]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/res__3_q_reg[62]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/res__3_q_reg[63]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[3]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[5]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[7]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[9]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[11]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[13]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[15]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[17]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[19]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[21]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[23]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[25]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[27]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[29]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[31]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[33]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[35]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[37]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[39]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[41]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[43]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[45]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[47]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[49]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[51]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[53]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[55]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[57]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[58]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[59]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[60]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[61]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[62]' (FD) to 'i_0/one__3_q_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__3_q_reg[63] )
INFO: [Synth 8-3886] merging instance 'i_0/res__7_q_reg[62]' (FD) to 'i_0/res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/one__3_q_reg[63]' (FD) to 'i_0/res__7_q_reg[63]'
INFO: [Synth 8-3886] merging instance 'i_0/res__7_q_reg[63]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[27]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[23]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[25]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[17]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[15]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[19]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[21]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[7]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[5]' (FD) to 'i_0/one__7_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[1]' (FD) to 'i_0/one__7_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[3]' (FD) to 'i_0/one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[13]' (FD) to 'i_0/one__7_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[9]' (FD) to 'i_0/one__7_q_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[11]' (FD) to 'i_0/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[41]' (FD) to 'i_0/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[37]' (FD) to 'i_0/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[39]' (FD) to 'i_0/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[31]' (FD) to 'i_0/one__7_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[29]' (FD) to 'i_0/one__7_q_reg[33]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[33]' (FD) to 'i_0/one__7_q_reg[35]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[35]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[53]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[55]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[54]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[52]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[50]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[51]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[45]' (FD) to 'i_0/one__7_q_reg[43]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[43]' (FD) to 'i_0/one__7_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[47]' (FD) to 'i_0/one__7_q_reg[49]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__7_q_reg[49] )
INFO: [Synth 8-3886] merging instance 'i_0/res__11_q_reg[62]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__7_q_reg[49]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/res__11_q_reg[63]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[27]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[23]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[25]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[17]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[15]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[19]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[21]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[7]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[5]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[1]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[3]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[13]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[9]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[11]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[41]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[42]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[37]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[39]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[31]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Synth 8-3886] merging instance 'i_0/one__11_q_reg[29]' (FD) to 'i_0/one__11_q_reg[47]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__11_q_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__24_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__15_q_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__27_q_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\res__15_q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__18_q_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__27_q_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__27_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\one__30_q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\res__18_q_reg[63] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:39 . Memory (MB): peak = 2072.387 ; gain = 598.750 ; free physical = 244080 ; free virtual = 312668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     11563|
|2     |Sqrt_64b__GB1 |           1|      3690|
|3     |Sqrt_64b__GB2 |           1|      6824|
|4     |Sqrt_64b__GB3 |           1|      8150|
+------+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244055 ; free virtual = 312642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |Sqrt_64b__GB0 |           1|     11593|
|2     |Sqrt_64b__GB1 |           1|      3690|
|3     |Sqrt_64b__GB2 |           1|      6820|
|4     |Sqrt_64b__GB3 |           1|      8146|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244152 ; free virtual = 312739
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244172 ; free virtual = 312759
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:43 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244201 ; free virtual = 312788
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244312 ; free virtual = 312899
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 244426 ; free virtual = 313012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 245319 ; free virtual = 313905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 245312 ; free virtual = 313898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |  1726|
|2     |LUT1   |    73|
|3     |LUT2   |  1104|
|4     |LUT3   |  1874|
|5     |LUT4   |  2400|
|6     |LUT5   |  1944|
|7     |LUT6   |  2185|
|8     |FDRE   |  1338|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 12644|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 245312 ; free virtual = 313898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.391 ; gain = 598.754 ; free physical = 245310 ; free virtual = 313896
Synthesis Optimization Complete : Time (s): cpu = 00:01:38 ; elapsed = 00:01:44 . Memory (MB): peak = 2072.395 ; gain = 598.754 ; free physical = 245318 ; free virtual = 313904
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Sqrt_64b' is not ideal for floorplanning, since the cellview 'Sqrt_64b' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.562 ; gain = 0.000 ; free physical = 244882 ; free virtual = 313468
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:48 . Memory (MB): peak = 2134.562 ; gain = 661.023 ; free physical = 244933 ; free virtual = 313520
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2472.785 ; gain = 338.223 ; free physical = 244062 ; free virtual = 312694
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2472.785 ; gain = 0.000 ; free physical = 244057 ; free virtual = 312689
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2496.797 ; gain = 0.000 ; free physical = 243993 ; free virtual = 312636
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242876 ; free virtual = 311473

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 125695ee5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242861 ; free virtual = 311458

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 141a9facf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242915 ; free virtual = 311512
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10c9045f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242904 ; free virtual = 311501
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 6 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10cd9923a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242894 ; free virtual = 311491
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10cd9923a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242889 ; free virtual = 311486
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242957 ; free virtual = 311554
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242946 ; free virtual = 311543
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               4  |                                              0  |
|  Constant propagation         |               6  |               6  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242959 ; free virtual = 311556
Ending Logic Optimization Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242957 ; free virtual = 311554

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242952 ; free virtual = 311549

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242951 ; free virtual = 311548

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242950 ; free virtual = 311547
Ending Netlist Obfuscation Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242948 ; free virtual = 311545
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2580.852 ; gain = 0.000 ; free physical = 242947 ; free virtual = 311544
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10bf6cdd8
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module Sqrt_64b ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.184 | TNS=-8957.059 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2596.844 ; gain = 0.000 ; free physical = 242854 ; free virtual = 311451
Running Vector-less Activity Propagation...
Pre-processing: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 2773.004 ; gain = 176.160 ; free physical = 242754 ; free virtual = 311351
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2782.109 ; gain = 9.105 ; free physical = 242496 ; free virtual = 311093
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.129 ; gain = 48.020 ; free physical = 242442 ; free virtual = 311039
Power optimization passes: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.129 ; gain = 233.285 ; free physical = 242442 ; free virtual = 311039

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242513 ; free virtual = 311111


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design Sqrt_64b ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 1338
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242513 ; free virtual = 311111
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10bf6cdd8
Power optimization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2830.129 ; gain = 249.277 ; free physical = 242524 ; free virtual = 311121
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26632952 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242568 ; free virtual = 311165
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242561 ; free virtual = 311158
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242563 ; free virtual = 311160
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242557 ; free virtual = 311154
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242552 ; free virtual = 311149

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242552 ; free virtual = 311149
Ending Netlist Obfuscation Task | Checksum: 10bf6cdd8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242549 ; free virtual = 311146
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2830.129 ; gain = 249.277 ; free physical = 242549 ; free virtual = 311146
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242476 ; free virtual = 311073
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4b4a0e01

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242475 ; free virtual = 311072
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242470 ; free virtual = 311068

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d93bc6ff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242439 ; free virtual = 311036

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a0557d92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242074 ; free virtual = 310673

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a0557d92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242090 ; free virtual = 310689
Phase 1 Placer Initialization | Checksum: 1a0557d92

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242088 ; free virtual = 310687

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d7bafdf4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242051 ; free virtual = 310648

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242668 ; free virtual = 311266

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c953ed47

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242727 ; free virtual = 311324
Phase 2 Global Placement | Checksum: 1c03557b2

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242730 ; free virtual = 311327

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c03557b2

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242730 ; free virtual = 311327

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14b731078

Time (s): cpu = 00:00:48 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242798 ; free virtual = 311395

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1927cc794

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242810 ; free virtual = 311407

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d1e64d70

Time (s): cpu = 00:00:49 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242811 ; free virtual = 311408

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20cf36d2d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:24 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242784 ; free virtual = 311381

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c8c51ed1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243050 ; free virtual = 311670

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1ae65dd61

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243203 ; free virtual = 311834

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a0270bae

Time (s): cpu = 00:00:57 ; elapsed = 00:00:27 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243209 ; free virtual = 311840

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d2494a23

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243115 ; free virtual = 311775
Phase 3 Detail Placement | Checksum: 1d2494a23

Time (s): cpu = 00:01:03 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243116 ; free virtual = 311776

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1dbc8b5ad

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1dbc8b5ad

Time (s): cpu = 00:01:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243197 ; free virtual = 311857
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.054. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11162ab97

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244262 ; free virtual = 312872
Phase 4.1 Post Commit Optimization | Checksum: 11162ab97

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244255 ; free virtual = 312865

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11162ab97

Time (s): cpu = 00:01:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312833

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11162ab97

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244149 ; free virtual = 312758

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244149 ; free virtual = 312758
Phase 4.4 Final Placement Cleanup | Checksum: e5102b13

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244170 ; free virtual = 312780
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e5102b13

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244150 ; free virtual = 312759
Ending Placer Task | Checksum: bace3ede

Time (s): cpu = 00:01:21 ; elapsed = 00:00:43 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244151 ; free virtual = 312761
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244137 ; free virtual = 312747
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244094 ; free virtual = 312704

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-8642.756 |
Phase 1 Physical Synthesis Initialization | Checksum: 183596510

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244075 ; free virtual = 312684
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-8642.756 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net one__7_q__0[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net one__7_q__0[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net one__11_q[4]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net one__3_q__0[2]. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 2 new instances.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-8642.756 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244042 ; free virtual = 312651
Phase 2 Fanout Optimization | Checksum: 21de79adf

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 244041 ; free virtual = 312651

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net res__11_q[60].  Did not re-place instance res__11_q_reg[60]
INFO: [Physopt 32-662] Processed net one__7_q__0[0].  Did not re-place instance one__7_q_reg[0]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_287_n_0.  Did not re-place instance op__11_q[63]_i_287
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_35_n_0.  Did not re-place instance op__11_q[63]_i_35
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_47_n_0.  Did not re-place instance op__11_q[63]_i_47
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_490_n_0.  Did not re-place instance op__11_q[63]_i_490
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_81_n_0.  Did not re-place instance op__11_q[63]_i_81
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_98_n_0.  Did not re-place instance op__11_q[63]_i_98
INFO: [Physopt 32-662] Processed net res[2]_INST_0_i_36_n_0.  Did not re-place instance res[2]_INST_0_i_36
INFO: [Physopt 32-662] Processed net res[2]_INST_0_i_38_n_0.  Did not re-place instance res[2]_INST_0_i_38
INFO: [Physopt 32-662] Processed net res__11_q[3]_i_4_n_0.  Did not re-place instance res__11_q[3]_i_4
INFO: [Physopt 32-662] Processed net res__11_q[3]_i_6_n_0.  Did not re-place instance res__11_q[3]_i_6
INFO: [Physopt 32-662] Processed net res__11_q[59].  Did not re-place instance res__11_q_reg[59]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_79_n_0.  Did not re-place instance op__11_q[63]_i_79
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_31_n_0.  Did not re-place instance op__11_q[63]_i_31
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_94_n_0.  Did not re-place instance op__11_q[63]_i_94
INFO: [Physopt 32-662] Processed net res__11_q[57].  Did not re-place instance res__11_q_reg[57]
INFO: [Physopt 32-662] Processed net res__11_q[61].  Did not re-place instance res__11_q_reg[61]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_154_n_0.  Did not re-place instance op__11_q[63]_i_154
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_18_n_0.  Did not re-place instance op__11_q[63]_i_18
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_104_n_0.  Did not re-place instance op__11_q[63]_i_104
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_206_n_0.  Did not re-place instance op__11_q[63]_i_206
INFO: [Physopt 32-662] Processed net res__7_q[3].  Did not re-place instance res__7_q_reg[3]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_100_n_0.  Did not re-place instance op__11_q[63]_i_100
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_17_n_0.  Did not re-place instance op__11_q[63]_i_17
INFO: [Physopt 32-662] Processed net res__7_q[0].  Did not re-place instance res__7_q_reg[0]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_317_n_0.  Did not re-place instance op__11_q[63]_i_317
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_319_n_0.  Did not re-place instance op__11_q[63]_i_319
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_96_n_0.  Did not re-place instance op__11_q[63]_i_96
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_257_n_0.  Did not re-place instance op__11_q[63]_i_257
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_259_n_0.  Did not re-place instance op__11_q[63]_i_259
INFO: [Physopt 32-662] Processed net res__11_q[58].  Did not re-place instance res__11_q_reg[58]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_80_n_0.  Did not re-place instance op__11_q[63]_i_80
INFO: [Physopt 32-662] Processed net res__7_q[1].  Did not re-place instance res__7_q_reg[1]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_376_n_0.  Did not re-place instance op__11_q[63]_i_376
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_207_n_0.  Did not re-place instance op__11_q[63]_i_207
INFO: [Physopt 32-662] Processed net res__11_q[56].  Did not re-place instance res__11_q_reg[56]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_332_n_0.  Did not re-place instance op__11_q[63]_i_332
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_334_n_0.  Did not re-place instance op__11_q[63]_i_334
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_390_n_0.  Did not re-place instance op__11_q[63]_i_390
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_392_n_0.  Did not re-place instance op__11_q[63]_i_392
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_432_n_0.  Did not re-place instance op__11_q[63]_i_432
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_434_n_0.  Did not re-place instance op__11_q[63]_i_434
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_468_n_0.  Did not re-place instance op__11_q[63]_i_468
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_219_n_0.  Did not re-place instance op__11_q[63]_i_219
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_221_n_0.  Did not re-place instance op__11_q[63]_i_221
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_272_n_0.  Did not re-place instance op__11_q[63]_i_272
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_274_n_0.  Did not re-place instance op__11_q[63]_i_274
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_48_n_0.  Did not re-place instance op__11_q[63]_i_48
INFO: [Physopt 32-662] Processed net res[2]_INST_0_i_35_n_0.  Did not re-place instance res[2]_INST_0_i_35
INFO: [Physopt 32-662] Processed net res[2]_INST_0_i_37_n_0.  Did not re-place instance res[2]_INST_0_i_37
INFO: [Physopt 32-662] Processed net res[10]_INST_0_i_48_n_0.  Did not re-place instance res[10]_INST_0_i_48
INFO: [Physopt 32-662] Processed net res__11_q[7]_i_9_n_0.  Did not re-place instance res__11_q[7]_i_9
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_99_n_0.  Did not re-place instance op__11_q[63]_i_99
INFO: [Physopt 32-662] Processed net res__11_q[55].  Did not re-place instance res__11_q_reg[55]
INFO: [Physopt 32-662] Processed net res__7_q[5].  Did not re-place instance res__7_q_reg[5]
INFO: [Physopt 32-662] Processed net res[10]_INST_0_i_30_n_0.  Did not re-place instance res[10]_INST_0_i_30
INFO: [Physopt 32-662] Processed net res[10]_INST_0_i_33_n_0.  Did not re-place instance res[10]_INST_0_i_33
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_127_n_0.  Did not re-place instance op__11_q[63]_i_127
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_37_n_0.  Did not re-place instance op__11_q[63]_i_37
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_46_n_0.  Did not re-place instance op__11_q[63]_i_46
INFO: [Physopt 32-662] Processed net res__11_q[53].  Did not re-place instance res__11_q_reg[53]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_105_n_0.  Did not re-place instance op__11_q[63]_i_105
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_146_n_0.  Did not re-place instance op__11_q[63]_i_146
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_145_n_0.  Did not re-place instance op__11_q[63]_i_145
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_33_n_0.  Did not re-place instance op__11_q[63]_i_33
INFO: [Physopt 32-662] Processed net res__7_q[2].  Did not re-place instance res__7_q_reg[2]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_489_n_0.  Did not re-place instance op__11_q[63]_i_489
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_404_n_0.  Did not re-place instance op__11_q[63]_i_404
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_406_n_0.  Did not re-place instance op__11_q[63]_i_406
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_445_n_0.  Did not re-place instance op__11_q[63]_i_445
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_447_n_0.  Did not re-place instance op__11_q[63]_i_447
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_473_n_0.  Did not re-place instance op__11_q[63]_i_473
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_475_n_0.  Did not re-place instance op__11_q[63]_i_475
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_483_n_0.  Did not re-place instance op__11_q[63]_i_483
INFO: [Physopt 32-662] Processed net res__7_q[4].  Did not re-place instance res__7_q_reg[4]
INFO: [Physopt 32-663] Processed net res__3_q[0].  Re-placed instance res__3_q_reg[0]
INFO: [Physopt 32-662] Processed net res__7_q[60].  Did not re-place instance res__7_q_reg[60]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_488_n_0.  Did not re-place instance op__11_q[63]_i_488
INFO: [Physopt 32-662] Processed net op__7_q[63]_i_18_n_0.  Did not re-place instance op__7_q[63]_i_18
INFO: [Physopt 32-662] Processed net op__7_q[63]_i_37_n_0.  Did not re-place instance op__7_q[63]_i_37
INFO: [Physopt 32-662] Processed net op__7_q[63]_i_506_n_0.  Did not re-place instance op__7_q[63]_i_506
INFO: [Physopt 32-663] Processed net op__7_q[63]_i_78_n_0.  Re-placed instance op__7_q[63]_i_78
INFO: [Physopt 32-662] Processed net op__7_q[63]_i_98_n_0.  Did not re-place instance op__7_q[63]_i_98
INFO: [Physopt 32-662] Processed net res[3]_INST_0_i_10_n_0.  Did not re-place instance res[3]_INST_0_i_10
INFO: [Physopt 32-662] Processed net res[7]_INST_0_i_19_n_0.  Did not re-place instance res[7]_INST_0_i_19
INFO: [Physopt 32-662] Processed net res__7_q[3]_i_6_n_0.  Did not re-place instance res__7_q[3]_i_6
INFO: [Physopt 32-662] Processed net res__7_q[7]_i_3_n_0.  Did not re-place instance res__7_q[7]_i_3
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_286_n_0.  Did not re-place instance op__11_q[63]_i_286
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_288_n_0.  Did not re-place instance op__11_q[63]_i_288
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_346_n_0.  Did not re-place instance op__11_q[63]_i_346
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_348_n_0.  Did not re-place instance op__11_q[63]_i_348
INFO: [Physopt 32-662] Processed net op__7_q[63]_i_128_n_0.  Did not re-place instance op__7_q[63]_i_128
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_45_n_0.  Did not re-place instance op__11_q[63]_i_45
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_142_n_0.  Did not re-place instance op__11_q[63]_i_142
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_148_n_0.  Did not re-place instance op__11_q[63]_i_148
INFO: [Physopt 32-662] Processed net res__11_q[3]_i_3_n_0.  Did not re-place instance res__11_q[3]_i_3
INFO: [Physopt 32-663] Processed net res__3_q[5].  Re-placed instance res__3_q_reg[5]
INFO: [Physopt 32-662] Processed net op__11_q[63]_i_95_n_0.  Did not re-place instance op__11_q[63]_i_95
INFO: [Physopt 32-662] Processed net res__7_q[59].  Did not re-place instance res__7_q_reg[59]
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-8648.736 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243745 ; free virtual = 312355
Phase 3 Placement Based Optimization | Checksum: 251106d19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243748 ; free virtual = 312358

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243741 ; free virtual = 312351
Phase 4 Rewire | Checksum: 251106d19

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243741 ; free virtual = 312351

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 58 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net one__7_q__0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[3]. Replicated 1 times.
INFO: [Physopt 32-572] Net res__7_q[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__3_q[2]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__7_q[5]. Replicated 1 times.
INFO: [Physopt 32-572] Net res__7_q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__3_q[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net one__7_q[8]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net res__7_q[24]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net res__3_q[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net one__7_q[12]. Replicated 4 times.
INFO: [Physopt 32-572] Net res__7_q[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[22]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net res__7_q[11]. Replicated 1 times.
INFO: [Physopt 32-572] Net res__7_q[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[25]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net res__7_q[19]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net one__7_q[16]. Replicated 5 times.
INFO: [Physopt 32-572] Net res__7_q[32] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[28]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net one__7_q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__11_q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net one__7_q[6]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__7_q[26]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net one__3_q__0[4]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net res__3_q[8]. Replicated 3 times.
INFO: [Physopt 32-572] Net res__7_q[15] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net res__7_q[12] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net one__3_q__0[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net res__7_q[29] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[23]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net res__3_q[9]. Replicated 3 times.
INFO: [Physopt 32-572] Net res__7_q[13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net one__7_q[18]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net res__3_q[16]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__11_q[4]. Replicated 2 times.
INFO: [Physopt 32-572] Net res__7_q[16] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__3_q[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net res__3_q[3]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__7_q[30]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net res__11_q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net res__3_q[12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net res__3_q[10]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net one__11_q[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net one__3_q[6]. Replicated 4 times.
INFO: [Physopt 32-572] Net res__7_q[14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__3_q[17]. Replicated 3 times.
INFO: [Physopt 32-572] Net res__3_q[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__3_q[13]. Replicated 3 times.
INFO: [Physopt 32-572] Net res__7_q[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net res__7_q[27]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net res__3_q[5]. Replicated 3 times.
INFO: [Physopt 32-232] Optimized 38 nets. Created 96 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 38 nets or cells. Created 96 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.054 | TNS=-9050.708 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242893 ; free virtual = 311504
Phase 5 Critical Cell Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242870 ; free virtual = 311482

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242867 ; free virtual = 311478

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242878 ; free virtual = 311490

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242875 ; free virtual = 311487

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242873 ; free virtual = 311484

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 100 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 27 nets.  Swapped 571 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 27 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 571 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-11.771 | TNS=-9000.529 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242858 ; free virtual = 311469
Phase 10 Critical Pin Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242875 ; free virtual = 311486

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242862 ; free virtual = 311473

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1f91a6f94

Time (s): cpu = 00:01:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242859 ; free virtual = 311470
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242857 ; free virtual = 311469
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-11.771 | TNS=-9000.529 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            2  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.000  |         -5.980  |            0  |              0  |                     3  |           0  |           1  |  00:00:04  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |       -401.972  |           96  |              0  |                    38  |           0  |           1  |  00:00:21  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.283  |         50.180  |            0  |              0  |                    27  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.283  |       -357.772  |           98  |              0  |                    70  |           0  |          11  |  00:00:27  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242857 ; free virtual = 311468
Ending Physical Synthesis Task | Checksum: 1b9ceff3a

Time (s): cpu = 00:01:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242850 ; free virtual = 311461
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242860 ; free virtual = 311471
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242858 ; free virtual = 311469
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242856 ; free virtual = 311469
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242854 ; free virtual = 311480
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3f181a0e ConstDB: 0 ShapeSum: c07b512e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "num_[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "num_[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "num_[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 10a66256d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242591 ; free virtual = 311206
Post Restoration Checksum: NetGraph: 6c41c4a3 NumContArr: 9e2460ca Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10a66256d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242594 ; free virtual = 311209

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10a66256d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242568 ; free virtual = 311183

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10a66256d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242568 ; free virtual = 311183
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1217d3471

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242479 ; free virtual = 311094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-11.151| TNS=-8342.916| WHS=0.172  | THS=0.000  |

Phase 2 Router Initialization | Checksum: f1c0ced5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242509 ; free virtual = 311124

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 115fd1f9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:22 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 242498 ; free virtual = 311113

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2441
 Number of Nodes with overlaps = 531
 Number of Nodes with overlaps = 161
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.509| TNS=-10953.449| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2491a540d

Time (s): cpu = 00:01:01 ; elapsed = 00:00:32 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243617 ; free virtual = 312231

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 419
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.322| TNS=-10909.312| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 115ac45ab

Time (s): cpu = 00:01:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243496 ; free virtual = 312110

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 423
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.268| TNS=-10841.696| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 149d03cf5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243279 ; free virtual = 311894
Phase 4 Rip-up And Reroute | Checksum: 149d03cf5

Time (s): cpu = 00:01:24 ; elapsed = 00:00:47 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243273 ; free virtual = 311888

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 149d03cf5

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243232 ; free virtual = 311847
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.268| TNS=-10841.696| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 22997f018

Time (s): cpu = 00:01:25 ; elapsed = 00:00:47 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243223 ; free virtual = 311839

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22997f018

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311837
Phase 5 Delay and Skew Optimization | Checksum: 22997f018

Time (s): cpu = 00:01:25 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311837

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cb5124aa

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.361| TNS=-10842.086| WHS=0.325  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb5124aa

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311838
Phase 6 Post Hold Fix | Checksum: 1cb5124aa

Time (s): cpu = 00:01:26 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243222 ; free virtual = 311838

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.09371 %
  Global Horizontal Routing Utilization  = 5.28575 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 67.5676%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y50 -> INT_L_X30Y50

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: 219eebe21

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243224 ; free virtual = 311840

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 219eebe21

Time (s): cpu = 00:01:27 ; elapsed = 00:00:48 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243219 ; free virtual = 311835

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23d6fdcb5

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243170 ; free virtual = 311785

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.361| TNS=-10842.086| WHS=0.325  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 23d6fdcb5

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243175 ; free virtual = 311790
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:28 ; elapsed = 00:00:49 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243206 ; free virtual = 311822

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:54 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243205 ; free virtual = 311820
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243201 ; free virtual = 311816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243182 ; free virtual = 311800
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2830.129 ; gain = 0.000 ; free physical = 243158 ; free virtual = 311791
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mcml_submodules/Sqrt_64b/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2868.168 ; gain = 0.000 ; free physical = 242646 ; free virtual = 311342
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:02:06 2022...
