--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\xlinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf UAV_CMOS.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y95.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.764ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.729ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.D1      net (fanout=2)        1.000   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X31Y95.A6      net (fanout=1)        0.167   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X31Y95.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X27Y95.B4      net (fanout=1)        0.976   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X27Y95.CLK     Tas                   0.373   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.729ns (1.586ns logic, 2.143ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y96.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.951ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.916ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.A3      net (fanout=2)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y96.DX      net (fanout=1)        0.477   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y96.CLK     Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.866ns logic, 1.050ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y95.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.445ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.498   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.A3      net (fanout=2)        0.573   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.CLK     Tas                   0.339   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.837ns logic, 0.573ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X30Y95.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.664ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.A3      net (fanout=2)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.CLK     Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.434ns logic, 0.265ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X31Y96.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.884ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.A3      net (fanout=2)        0.265   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.A       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X31Y96.DX      net (fanout=1)        0.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X31Y96.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.919ns (0.452ns logic, 0.467ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y95.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.832ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.867ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y95.AQ      Tcklo                 0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X30Y95.D1      net (fanout=2)        0.462   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X30Y95.CMUX    Topdc                 0.245   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X31Y95.A6      net (fanout=1)        0.021   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X31Y95.A       Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X27Y95.B4      net (fanout=1)        0.531   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X27Y95.CLK     Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.867ns (0.853ns logic, 1.014ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.136ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.251ns (Levels of Logic = 0)
  Clock Path Skew:      -4.600ns (2.382 - 6.982)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y95.DQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y95.SR      net (fanout=11)       0.616   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X32Y95.CLK     Trck                  0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.635ns logic, 0.616ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y95.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.059ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.059ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y94.B5      net (fanout=9)        1.258   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y94.B       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y95.CLK     net (fanout=4)        0.637   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (1.009ns logic, 3.050ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.981ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.981ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.BQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X32Y88.D2      net (fanout=3)        1.015   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X32Y88.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X36Y94.B3      net (fanout=9)        1.429   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X36Y94.B       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y95.CLK     net (fanout=4)        0.637   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.981ns (0.900ns logic, 3.081ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.678ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.678ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.AQ      Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X32Y88.D5      net (fanout=2)        0.712   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X32Y88.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X36Y94.B3      net (fanout=9)        1.429   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X36Y94.B       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X32Y95.CLK     net (fanout=4)        0.637   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.900ns logic, 2.778ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X32Y95.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.934ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      -1.606ns (2.195 - 3.801)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y95.DQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X32Y95.SR      net (fanout=11)       0.308   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X32Y95.CLK     Tremck      (-Th)    -0.107   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.305ns logic, 0.308ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3183 paths analyzed, 509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.405ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X36Y88.C6), 152 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.370ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOPA1   Trcko_DOPA            2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X17Y69.A2      net (fanout=1)        2.330   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<35>
    SLICE_X17Y69.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.D4      net (fanout=1)        1.590   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X36Y88.D3      net (fanout=1)        1.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X36Y88.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X36Y88.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X36Y88.CLK     Tas                   0.349   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.370ns (3.604ns logic, 5.766ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.365ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA13   Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X17Y69.A1      net (fanout=1)        2.325   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<32>
    SLICE_X17Y69.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.D4      net (fanout=1)        1.590   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X36Y88.D3      net (fanout=1)        1.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X36Y88.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X36Y88.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X36Y88.CLK     Tas                   0.349   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (3.604ns logic, 5.761ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.138ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y36.DOA15   Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X17Y69.A5      net (fanout=1)        2.098   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<34>
    SLICE_X17Y69.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_134
    SLICE_X17Y69.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_151
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.D4      net (fanout=1)        1.590   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X36Y72.CMUX    Topdc                 0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_81
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X36Y88.D3      net (fanout=1)        1.560   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X36Y88.D       Tilo                  0.235   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X36Y88.C6      net (fanout=1)        0.143   icon_control0<3>
    SLICE_X36Y88.CLK     Tas                   0.349   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.138ns (3.604ns logic, 5.534ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (SLICE_X18Y58.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y88.B5      net (fanout=9)        2.843   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (1.349ns logic, 6.965ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X32Y88.A1      net (fanout=8)        1.053   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (1.286ns logic, 5.442ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y88.A2      net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLA
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.286ns logic, 5.411ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (SLICE_X18Y58.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.314ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y88.B5      net (fanout=9)        2.843   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      8.314ns (1.349ns logic, 6.965ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X32Y88.A1      net (fanout=8)        1.053   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (1.286ns logic, 5.442ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.697ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y88.A2      net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X18Y58.CE      net (fanout=24)       2.967   icon_control0<20>
    SLICE_X18Y58.CLK     Tceck                 0.238   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.286ns logic, 5.411ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X2Y39.ADDRAWRADDR12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X40Y76.BQ           Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[9].U_FDRE
    RAMB8_X2Y39.ADDRAWRADDR12 net (fanout=6)        0.138   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<9>
    RAMB8_X2Y39.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    ------------------------------------------------------  ---------------------------
    Total                                           0.272ns (0.134ns logic, 0.138ns route)
                                                            (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X2Y39.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X40Y75.DQ           Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[7].U_FDRE
    RAMB8_X2Y39.ADDRAWRADDR10 net (fanout=6)        0.182   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
    RAMB8_X2Y39.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                            U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    ------------------------------------------------------  ---------------------------
    Total                                           0.316ns (0.134ns logic, 0.182ns route)
                                                            (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAMB8_X2Y39.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.369ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y75.AQ          Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<7>
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[4].U_FDRE
    RAMB8_X2Y39.ADDRAWRADDR7 net (fanout=6)        0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<4>
    RAMB8_X2Y39.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
                                                           U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9
    -----------------------------------------------------  ---------------------------
    Total                                          0.369ns (0.134ns logic, 0.235ns route)
                                                           (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y34.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y30.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X2Y39.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.373ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X37Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.338ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y104.A3     net (fanout=3)        2.205   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y104.A      Tilo                  0.254   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y88.CE      net (fanout=3)        2.041   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y88.CLK     Tceck                 0.408   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.338ns (1.092ns logic, 4.246ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X37Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.320ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y104.A3     net (fanout=3)        2.205   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y104.A      Tilo                  0.254   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y88.CE      net (fanout=3)        2.041   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y88.CLK     Tceck                 0.390   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.320ns (1.074ns logic, 4.246ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X37Y88.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      5.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y104.A3     net (fanout=3)        2.205   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y104.A      Tilo                  0.254   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y88.CE      net (fanout=3)        2.041   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y88.CLK     Tceck                 0.382   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      5.312ns (1.066ns logic, 4.246ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y104.A4     net (fanout=3)        1.201   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y104.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y101.SR     net (fanout=2)        0.384   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y101.CLK    Tcksr       (-Th)    -0.001   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.355ns logic, 1.585ns route)
                                                       (18.3% logic, 81.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y104.A4     net (fanout=3)        1.201   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y104.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y101.SR     net (fanout=2)        0.384   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y101.CLK    Tcksr       (-Th)    -0.014   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.368ns logic, 1.585ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X42Y101.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.953ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y104.A4     net (fanout=3)        1.201   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y104.A      Tilo                  0.156   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y101.SR     net (fanout=2)        0.384   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y101.CLK    Tcksr       (-Th)    -0.014   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.953ns (0.368ns logic, 1.585ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.052ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y121.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y121.C5     net (fanout=3)        0.214   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y121.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.803ns logic, 0.214ns route)
                                                       (79.0% logic, 21.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y121.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y121.CQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y121.C5     net (fanout=3)        0.061   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y121.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.413ns logic, 0.061ns route)
                                                       (87.1% logic, 12.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1973 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X19Y62.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.947ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y88.B5      net (fanout=9)        2.843   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.912ns (1.490ns logic, 7.422ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.361ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.326ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X32Y88.A1      net (fanout=8)        1.053   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.326ns (1.427ns logic, 5.899ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.330ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.295ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y88.A2      net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (1.427ns logic, 5.868ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2 (SLICE_X19Y62.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.922ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.887ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y88.B5      net (fanout=9)        2.843   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.887ns (1.465ns logic, 7.422ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.336ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      7.301ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X32Y88.A1      net (fanout=8)        1.053   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      7.301ns (1.402ns logic, 5.899ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.305ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      7.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y88.A2      net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.354   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      7.270ns (1.402ns logic, 5.868ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 (SLICE_X19Y62.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.919ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.884ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X42Y100.A2     net (fanout=1)        1.155   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X42Y100.AMUX   Tilo                  0.298   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X27Y88.B5      net (fanout=9)        2.843   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.884ns (1.462ns logic, 7.422ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.333ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      7.298ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.AQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X32Y88.A1      net (fanout=8)        1.053   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      7.298ns (1.399ns logic, 5.899ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.302ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      7.267ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.476   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X32Y88.A2      net (fanout=8)        1.022   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X32Y88.A       Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[0].U_LUT
    SLICE_X27Y88.B1      net (fanout=2)        1.422   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<0>
    SLICE_X27Y88.BMUX    Tilo                  0.337   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X19Y62.SR      net (fanout=24)       3.424   icon_control0<20>
    SLICE_X19Y62.CLK     Trck                  0.351   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<39>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      7.267ns (1.399ns logic, 5.868ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X36Y83.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.532ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X36Y83.B5      net (fanout=2)        0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X36Y83.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.390ns logic, 0.177ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X39Y94.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.426ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y94.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X39Y94.AX      net (fanout=1)        0.202   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X39Y94.CLK     Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.461ns (0.259ns logic, 0.202ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X36Y83.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.560ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    usb_clk_internal rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y82.AQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X36Y83.A4      net (fanout=2)        0.205   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X36Y83.CLK     Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.595ns (0.390ns logic, 0.205ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 399 paths analyzed, 351 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X27Y95.B4), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.622ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.587ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         usb_clk_internal rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y94.DQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X33Y94.A2      net (fanout=2)        1.390   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X33Y94.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X31Y95.A4      net (fanout=1)        0.900   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X31Y95.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X27Y95.B4      net (fanout=1)        0.976   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X27Y95.CLK     Tas                   0.373   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.587ns (1.321ns logic, 3.266ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.313ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.278ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usb_clk_internal rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y93.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X32Y93.A4      net (fanout=1)        0.745   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X32Y93.A       Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y95.B4      net (fanout=1)        0.771   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X31Y95.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X31Y95.A5      net (fanout=1)        0.230   U_ila_pro_0/N17
    SLICE_X31Y95.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X27Y95.B4      net (fanout=1)        0.976   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X27Y95.CLK     Tas                   0.373   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (1.556ns logic, 2.722ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.157ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.122ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         usb_clk_internal rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y94.DQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X31Y94.A2      net (fanout=1)        0.751   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
    SLICE_X31Y94.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X31Y95.B3      net (fanout=1)        0.585   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X31Y95.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18_SW0
    SLICE_X31Y95.A5      net (fanout=1)        0.230   U_ila_pro_0/N17
    SLICE_X31Y95.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X27Y95.B4      net (fanout=1)        0.976   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X27Y95.CLK     Tas                   0.373   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.580ns logic, 2.542ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X48Y74.A2), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.449ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.449ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y75.D5      net (fanout=33)       2.528   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X43Y75.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y74.A2      net (fanout=1)        1.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (0.689ns logic, 3.760ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.133ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.133ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y75.D1      net (fanout=17)       2.212   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X43Y75.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y74.A2      net (fanout=1)        1.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.133ns (0.689ns logic, 3.444ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.104ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.104ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y75.D4      net (fanout=17)       2.183   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X43Y75.D       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y74.A2      net (fanout=1)        1.232   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<5>
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (0.689ns logic, 3.415ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X48Y75.A2), 3 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.347ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.347ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y76.A3      net (fanout=33)       2.462   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X43Y76.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y75.A2      net (fanout=1)        1.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<7>
    -------------------------------------------------  ---------------------------
    Total                                      4.347ns (0.689ns logic, 3.658ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.835ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.835ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y76.A4      net (fanout=17)       1.950   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X43Y76.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y75.A2      net (fanout=1)        1.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (0.689ns logic, 3.146ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.767ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Source Clock:         usb_clk_internal rising at 1.278ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y81.CQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X43Y76.A5      net (fanout=17)       1.882   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<2>
    SLICE_X43Y76.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<15>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX/U_CS_MUX/I2.U_MUX4/Mmux_O11
    SLICE_X48Y75.A2      net (fanout=1)        1.196   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<7>
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.689ns logic, 3.078ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CMOS_CLK = PERIOD TIMEGRP "CMOS_CLK" 60 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CMOS_CLK = PERIOD TIMEGRP "CMOS_CLK" 60 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.281ns (period - min period limit)
  Period: 1.333ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.281ns (period - min period limit)
  Period: 1.333ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.666ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Logical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT3
  Location pin: PLL_ADV_X0Y1.CLKOUT3
  Clock network: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USB_SCLK = PERIOD TIMEGRP "USB_SCLK" 55 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USB_SCLK = PERIOD TIMEGRP "USB_SCLK" 55 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.181ns (period - (min low pulse limit / (low pulse / period)))
  Period: 18.181ns
  Low pulse: 9.090ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: XLXI_65/dcm_sp_inst/CLKIN
  Logical resource: XLXI_65/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_65/clkin1
--------------------------------------------------------------------------------
Slack: 10.181ns (period - (min high pulse limit / (high pulse / period)))
  Period: 18.181ns
  High pulse: 9.090ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: XLXI_65/dcm_sp_inst/CLKIN
  Logical resource: XLXI_65/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_65/clkin1
--------------------------------------------------------------------------------
Slack: 14.181ns (period - min period limit)
  Period: 18.181ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_65/dcm_sp_inst/CLKIN
  Logical resource: XLXI_65/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: XLXI_65/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LVDS_CLK_N = PERIOD TIMEGRP "LVDS_CLK_N" 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LVDS_CLK_N = PERIOD TIMEGRP "LVDS_CLK_N" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.000ns
  Low pulse: 2.000ns
  Low pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: XLXI_559/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.000ns
  High pulse: 2.000ns
  High pulse limit: 1.167ns (Tdcmpw_CLKIN_250_300)
  Physical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: XLXI_559/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 1.780ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_559/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: XLXI_559/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 
= PERIOD TIMEGRP         
"XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0"         TS_CMOS_CLK 
* 12.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_0"
        TS_CMOS_CLK * 12.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.166ns (period - min period limit)
  Period: 1.333ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: XLXI_596/mig_39_2_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD    
     TIMEGRP         
"XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in"         
TS_CMOS_CLK * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in = PERIOD
        TIMEGRP
        "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in"
        TS_CMOS_CLK * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.297ns (max period limit - period)
  Period: 33.333ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_50m
--------------------------------------------------------------------------------
Slack: 19.297ns (max period limit - period)
  Period: 33.333ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: XLXI_120/clkfbout
--------------------------------------------------------------------------------
Slack: 19.781ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: XLXI_120/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: XLXI_120/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD         
TIMEGRP "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180"         
TS_CMOS_CLK * 12.5 PHASE 0.666666667 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk_2x_180"
        TS_CMOS_CLK * 12.5 PHASE 0.666666667 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.166ns (period - min period limit)
  Period: 1.333ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: XLXI_596/mig_39_2_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD       
  TIMEGRP         
"XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in"         
TS_CMOS_CLK * 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD
        TIMEGRP
        "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_clk0_bufg_in"
        TS_CMOS_CLK * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Logical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK0/I0
  Location pin: BUFGMUX_X3Y6.I0
  Clock network: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/clk0_bufg_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =       
  PERIOD TIMEGRP         
"XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_CMOS_CLK * 1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 17713 paths analyzed, 1437 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is  50.035ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (FF)
  Requirement:          0.667ns
  Data Path Delay:      1.738ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.147ns (2.020 - 3.167)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_sysclk_2x_180 rising at 9.999ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.244ns

  Clock Uncertainty:          0.244ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    MCB_X0Y1.SELFREFRESHMODE Tmcbcko_SELFREFRESHMODE  1.000   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                           XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X1Y80.AX           net (fanout=1)        0.624   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode
    SLICE_X1Y80.CLK          Tdick                 0.114   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2
                                                           XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1
    -----------------------------------------------------  ---------------------------
    Total                                          1.738ns (1.114ns logic, 0.624ns route)
                                                           (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (SLICE_X12Y91.D3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (FF)
  Requirement:          10.666ns
  Data Path Delay:      7.846ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (0.700 - 0.786)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X0Y37.BUSY   Tiodcko_SDO           1.895   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    SLICE_X6Y86.A2       net (fanout=1)        4.260   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO
    SLICE_X6Y86.A        Tilo                  0.254   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X12Y91.D3      net (fanout=1)        1.088   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X12Y91.CLK     Tas                   0.349   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<7>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1161
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.846ns (2.498ns logic, 5.348ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ (OTHER)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (FF)
  Requirement:          10.666ns
  Data Path Delay:      7.157ns (Levels of Logic = 2)
  Clock Path Skew:      -0.101ns (0.608 - 0.709)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X0Y117.BUSY  Tiodcko_SDO           1.895   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    SLICE_X6Y86.A3       net (fanout=1)        3.571   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO
    SLICE_X6Y86.A        Tilo                  0.254   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X12Y91.D3      net (fanout=1)        1.088   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X12Y91.CLK     Tas                   0.349   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<7>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1161
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.157ns (2.498ns logic, 4.659ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7 (FF)
  Requirement:          10.666ns
  Data Path Delay:      2.562ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.292 - 0.305)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.BQ       Tcko                  0.430   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1
    SLICE_X6Y86.A5       net (fanout=2)        0.441   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<1>
    SLICE_X6Y86.A        Tilo                  0.254   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X12Y91.D3      net (fanout=1)        1.088   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X12Y91.CLK     Tas                   0.349   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg<7>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux1161
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (1.033ns logic, 1.529ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3 (SLICE_X17Y81.C1), 331 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3 (FF)
  Requirement:          10.666ns
  Data Path Delay:      7.614ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.612 - 0.671)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y79.DQ      Tcko                  0.430   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X25Y80.A2      net (fanout=8)        1.720   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X25Y80.A       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2
    SLICE_X24Y81.CX      net (fanout=1)        0.438   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
    SLICE_X24Y81.CMUX    Tcxc                  0.192   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_73_o_counter_inc[7]_LessThan_218_o
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
    SLICE_X12Y82.A1      net (fanout=4)        1.616   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2
    SLICE_X12Y82.A       Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N160
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D1      net (fanout=1)        1.133   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2611
    SLICE_X17Y81.C1      net (fanout=1)        0.959   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2610
    SLICE_X17Y81.CLK     Tas                   0.373   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2612
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (1.748ns logic, 5.866ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3 (FF)
  Requirement:          10.666ns
  Data Path Delay:      7.547ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y80.DQ      Tcko                  0.430   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6
    SLICE_X21Y79.D3      net (fanout=14)       1.303   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
    SLICE_X21Y79.D       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N153
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT731_SW0
    SLICE_X24Y79.A2      net (fanout=2)        0.975   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N153
    SLICE_X24Y79.A       Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT24121
    SLICE_X12Y82.A4      net (fanout=4)        1.386   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2412
    SLICE_X12Y82.A       Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N160
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D1      net (fanout=1)        1.133   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2611
    SLICE_X17Y81.C1      net (fanout=1)        0.959   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2610
    SLICE_X17Y81.CLK     Tas                   0.373   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2612
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (1.791ns logic, 5.756ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3 (FF)
  Requirement:          10.666ns
  Data Path Delay:      7.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.612 - 0.671)
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 10.666ns
  Clock Uncertainty:    0.124ns

  Clock Uncertainty:          0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.237ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y79.CQ      Tcko                  0.430   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X25Y80.A3      net (fanout=8)        1.532   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X25Y80.A       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2
    SLICE_X24Y81.CX      net (fanout=1)        0.438   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
    SLICE_X24Y81.CMUX    Tcxc                  0.192   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_73_o_counter_inc[7]_LessThan_218_o
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o1
    SLICE_X12Y82.A1      net (fanout=4)        1.616   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY[7]_DQS_DELAY_UPPER_LIMIT[7]_LessThan_217_o2
    SLICE_X12Y82.A       Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N160
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D1      net (fanout=1)        1.133   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SF16
    SLICE_X17Y81.D       Tilo                  0.259   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2611
    SLICE_X17Y81.C1      net (fanout=1)        0.959   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2610
    SLICE_X17Y81.CLK     Tas                   0.373   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_STATE[5]_GND_73_o_wide_mux_263_OUT2612
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_3
    -------------------------------------------------  ---------------------------
    Total                                      7.426ns (1.748ns logic, 5.678ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_CMOS_CLK * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (SLICE_X4Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y80.AQ       Tcko                  0.200   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    SLICE_X4Y80.A6       net (fanout=2)        0.023   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_done_cal
    SLICE_X4Y80.CLK      Tah         (-Th)    -0.190   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_rstpot
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (SLICE_X8Y84.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y84.BQ       Tcko                  0.200   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2
    SLICE_X8Y84.B5       net (fanout=4)        0.093   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<2>
    SLICE_X8Y84.CLK      Tah         (-Th)    -0.121   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<3>11
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.321ns logic, 0.093ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0 (SLICE_X12Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    XLXI_596/mig_39_2_inst/c3_mcb_drp_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y80.AQ      Tcko                  0.200   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0
    SLICE_X12Y80.A6      net (fanout=3)        0.031   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<0>
    SLICE_X12Y80.CLK     Tah         (-Th)    -0.190   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<3>
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<0>11_INV_0
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in =
        PERIOD TIMEGRP
        "XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_CMOS_CLK * 1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y15.I0
  Clock network: XLXI_596/mig_39_2_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 8.800ns (period - min period limit)
  Period: 10.666ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Logical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/CLK0
  Location pin: ILOGIC_X0Y37.CLK0
  Clock network: XLXI_596/mig_39_2_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 8.800ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.666ns
  High pulse: 5.333ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Logical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1/SR
  Location pin: ILOGIC_X0Y37.SR
  Clock network: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_65_clk0 = PERIOD TIMEGRP "XLXI_65_clk0" TS_USB_SCLK 
PHASE 1.27840909         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9028 paths analyzed, 2423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.297ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_30/USB_Data_out_buf1_5 (SLICE_X40Y54.A2), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_4 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_5 (FF)
  Requirement:          18.181ns
  Data Path Delay:      9.117ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_4 to XLXI_30/USB_Data_out_buf1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.CQ      Tcko                  0.476   XLXI_30/main_state<4>
                                                       XLXI_30/main_state_4
    SLICE_X40Y63.B2      net (fanout=30)       1.952   XLXI_30/main_state<4>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.A2      net (fanout=16)       1.522   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<5>
                                                       XLXI_30/USB_Data_out_buf1_5
    -------------------------------------------------  ---------------------------
    Total                                      9.117ns (2.067ns logic, 7.050ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_1 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_5 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_1 to XLXI_30/USB_Data_out_buf1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_1
    SLICE_X40Y63.B1      net (fanout=17)       1.750   XLXI_30/main_state<1>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.A2      net (fanout=16)       1.522   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<5>
                                                       XLXI_30/USB_Data_out_buf1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.964ns (2.116ns logic, 6.848ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_2 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_5 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.775ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_2 to XLXI_30/USB_Data_out_buf1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.DQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_2
    SLICE_X40Y63.B3      net (fanout=30)       1.561   XLXI_30/main_state<2>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.A2      net (fanout=16)       1.522   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<5>
                                                       XLXI_30/USB_Data_out_buf1_5
    -------------------------------------------------  ---------------------------
    Total                                      8.775ns (2.116ns logic, 6.659ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_30/USB_Data_out_buf1_4 (SLICE_X41Y54.D3), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_4 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_4 (FF)
  Requirement:          18.181ns
  Data Path Delay:      9.036ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_4 to XLXI_30/USB_Data_out_buf1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.CQ      Tcko                  0.476   XLXI_30/main_state<4>
                                                       XLXI_30/main_state_4
    SLICE_X40Y63.B2      net (fanout=30)       1.952   XLXI_30/main_state<4>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X41Y54.D3      net (fanout=16)       1.417   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X41Y54.CLK     Tas                   0.373   XLXI_30/USB_Data_out_buf1<4>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<4>
                                                       XLXI_30/USB_Data_out_buf1_4
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (2.091ns logic, 6.945ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_1 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_4 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_1 to XLXI_30/USB_Data_out_buf1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_1
    SLICE_X40Y63.B1      net (fanout=17)       1.750   XLXI_30/main_state<1>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X41Y54.D3      net (fanout=16)       1.417   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X41Y54.CLK     Tas                   0.373   XLXI_30/USB_Data_out_buf1<4>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<4>
                                                       XLXI_30/USB_Data_out_buf1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.883ns (2.140ns logic, 6.743ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.307ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_2 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_4 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.694ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_2 to XLXI_30/USB_Data_out_buf1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.DQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_2
    SLICE_X40Y63.B3      net (fanout=30)       1.561   XLXI_30/main_state<2>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X41Y54.D3      net (fanout=16)       1.417   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X41Y54.CLK     Tas                   0.373   XLXI_30/USB_Data_out_buf1<4>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<4>
                                                       XLXI_30/USB_Data_out_buf1_4
    -------------------------------------------------  ---------------------------
    Total                                      8.694ns (2.140ns logic, 6.554ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_30/USB_Data_out_buf1_7 (SLICE_X40Y54.C3), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_4 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_7 (FF)
  Requirement:          18.181ns
  Data Path Delay:      9.009ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_4 to XLXI_30/USB_Data_out_buf1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.CQ      Tcko                  0.476   XLXI_30/main_state<4>
                                                       XLXI_30/main_state_4
    SLICE_X40Y63.B2      net (fanout=30)       1.952   XLXI_30/main_state<4>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.C3      net (fanout=16)       1.414   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<7>
                                                       XLXI_30/USB_Data_out_buf1_7
    -------------------------------------------------  ---------------------------
    Total                                      9.009ns (2.067ns logic, 6.942ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_1 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_7 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.856ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_1 to XLXI_30/USB_Data_out_buf1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_1
    SLICE_X40Y63.B1      net (fanout=17)       1.750   XLXI_30/main_state<1>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.C3      net (fanout=16)       1.414   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<7>
                                                       XLXI_30/USB_Data_out_buf1_7
    -------------------------------------------------  ---------------------------
    Total                                      8.856ns (2.116ns logic, 6.740ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_30/main_state_2 (FF)
  Destination:          XLXI_30/USB_Data_out_buf1_7 (FF)
  Requirement:          18.181ns
  Data Path Delay:      8.667ns (Levels of Logic = 6)
  Clock Path Skew:      -0.045ns (0.700 - 0.745)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 19.459ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_30/main_state_2 to XLXI_30/USB_Data_out_buf1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.DQ      Tcko                  0.525   XLXI_30/main_state<2>
                                                       XLXI_30/main_state_2
    SLICE_X40Y63.B3      net (fanout=30)       1.561   XLXI_30/main_state<2>
    SLICE_X40Y63.B       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<13>
                                                       XLXI_30/main_state[5]_GND_2_o_equal_55_o<5>1
    SLICE_X45Y66.B1      net (fanout=14)       1.864   XLXI_30/main_state[5]_GND_2_o_equal_55_o
    SLICE_X45Y66.B       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/main_state[5]_direction_flag_Select_85_o111
    SLICE_X45Y66.A5      net (fanout=3)        0.243   XLXI_30/main_state[5]_direction_flag_Select_85_o11
    SLICE_X45Y66.A       Tilo                  0.259   XLXI_30/frame_flag
                                                       XLXI_30/out1
    SLICE_X44Y65.B4      net (fanout=8)        0.528   XLXI_30/n0166
    SLICE_X44Y65.B       Tilo                  0.254   XLXI_30/USB_SLWR_Buf
                                                       XLXI_30/main_state[5]_PWR_2_o_Select_78_o21
    SLICE_X40Y64.A6      net (fanout=2)        0.941   XLXI_30/main_state[5]_PWR_2_o_Select_78_o2
    SLICE_X40Y64.A       Tilo                  0.235   XLXI_30/USB_Data_out_buf1<10>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>11
    SLICE_X40Y54.C3      net (fanout=16)       1.414   XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<3>1
    SLICE_X40Y54.CLK     Tas                   0.349   XLXI_30/USB_Data_out_buf1<7>
                                                       XLXI_30/main_state[5]_USB_Data_out_buf1[15]_select_89_OUT<7>
                                                       XLXI_30/USB_Data_out_buf1_7
    -------------------------------------------------  ---------------------------
    Total                                      8.667ns (2.116ns logic, 6.551ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_65_clk0 = PERIOD TIMEGRP "XLXI_65_clk0" TS_USB_SCLK PHASE 1.27840909
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (SLICE_X39Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 1.278ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y82.BQ      Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST
    SLICE_X39Y83.SR      net (fanout=2)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<5>
    SLICE_X39Y83.CLK     Tcksr       (-Th)     0.131   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.339ns (0.067ns logic, 0.272ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2CMDRA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_596/c3_p1_cmd_byte_addr_23 (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.078 - 0.076)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 1.278ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_596/c3_p1_cmd_byte_addr_23 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y79.AQ       Tcko                  0.198   XLXI_596/c3_p1_cmd_byte_addr<25>
                                                       XLXI_596/c3_p1_cmd_byte_addr_23
    MCB_X0Y1.P2CMDRA9    net (fanout=2)        0.131   XLXI_596/c3_p1_cmd_byte_addr<23>
    MCB_X0Y1.P2CMDCLK    Tmcbckd_CMDRA(-Th)    -0.029   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.227ns logic, 0.131ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_106/Mshreg_data_in_buf1_7 (SLICE_X56Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_30/receive_data_7 (FF)
  Destination:          XLXI_106/Mshreg_data_in_buf1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.034 - 0.035)
  Source Clock:         usb_clk_internal rising at 1.278ns
  Destination Clock:    usb_clk_internal rising at 1.278ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_30/receive_data_7 to XLXI_106/Mshreg_data_in_buf1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y53.DQ      Tcko                  0.234   XLXN_473<7>
                                                       XLXI_30/receive_data_7
    SLICE_X56Y54.DX      net (fanout=2)        0.221   XLXN_473<7>
    SLICE_X56Y54.CLK     Tdh         (-Th)     0.100   XLXI_106/data_in_buf1<3>
                                                       XLXI_106/Mshreg_data_in_buf1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.134ns logic, 0.221ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_65_clk0 = PERIOD TIMEGRP "XLXI_65_clk0" TS_USB_SCLK PHASE 1.27840909
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.611ns (period - min period limit)
  Period: 18.181ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_557/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: XLXI_557/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y20.CLKAWRCLK
  Clock network: usb_clk_internal
--------------------------------------------------------------------------------
Slack: 14.611ns (period - min period limit)
  Period: 18.181ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y34.CLKB
  Clock network: usb_clk_internal
--------------------------------------------------------------------------------
Slack: 14.611ns (period - min period limit)
  Period: 18.181ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y30.CLKB
  Clock network: usb_clk_internal
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_559_clkout0 = PERIOD TIMEGRP "XLXI_559_clkout0" 
TS_LVDS_CLK_N PHASE -1         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2025 paths analyzed, 1225 endpoints analyzed, 5 failing endpoints
 5 timing errors detected. (5 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.832ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_348/XLXI_181 (SLICE_X33Y121.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_348/XLXI_200 (FF)
  Destination:          XLXI_348/XLXI_181 (FF)
  Requirement:          2.000ns
  Data Path Delay:      2.144ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.080ns (2.136 - 3.216)
  Source Clock:         clk_cmos_inv rising at 1.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.126ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_348/XLXI_200 to XLXI_348/XLXI_181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X15Y119.Q3    Tickq                 1.326   XLXI_348/XLXN_6
                                                       XLXI_348/XLXI_200
    SLICE_X33Y121.BX     net (fanout=1)        0.704   XLXI_348/XLXN_6
    SLICE_X33Y121.CLK    Tdick                 0.114   channel_data_0<0>
                                                       XLXI_348/XLXI_181
    -------------------------------------------------  ---------------------------
    Total                                      2.144ns (1.440ns logic, 0.704ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_348/XLXI_189 (SLICE_X31Y124.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -1.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_348/XLXI_204 (FF)
  Destination:          XLXI_348/XLXI_189 (FF)
  Requirement:          2.000ns
  Data Path Delay:      1.910ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.072ns (2.143 - 3.215)
  Source Clock:         clk_cmos_inv rising at 1.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.192ns

  Clock Uncertainty:          0.192ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.126ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: XLXI_348/XLXI_204 to XLXI_348/XLXI_189
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X14Y117.Q3    Tickq                 1.326   XLXI_348/XLXN_13
                                                       XLXI_348/XLXI_204
    SLICE_X31Y124.BX     net (fanout=1)        0.470   XLXI_348/XLXN_13
    SLICE_X31Y124.CLK    Tdick                 0.114   sync_channel<0>
                                                       XLXI_348/XLXI_189
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (1.440ns logic, 0.470ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0WREN), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          4.000ns
  Data Path Delay:      4.704ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.287 - 0.311)
  Source Clock:         clk_cmos rising at -1.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.126ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y50.C5       net (fanout=4)        0.588   XLXI_596/c3_p0_wr_full
    SLICE_X0Y50.C        Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1
    MCB_X0Y1.P0WREN      net (fanout=2)        1.039   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
    MCB_X0Y1.P0WRCLK     Tmcbdck_WREN          0.532   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      4.704ns (3.077ns logic, 1.627ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_596/c3_p0_wr_en (FF)
  Destination:          XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          4.000ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_cmos rising at -1.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.126ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_596/c3_p0_wr_en to XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y55.DQ       Tcko                  0.476   XLXI_596/c3_p0_wr_en
                                                       XLXI_596/c3_p0_wr_en
    SLICE_X0Y50.C3       net (fanout=2)        0.837   XLXI_596/c3_p0_wr_en
    SLICE_X0Y50.C        Tilo                  0.235   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en1
    MCB_X0Y1.P0WREN      net (fanout=2)        1.039   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/mig_p0_wr_en
    MCB_X0Y1.P0WRCLK     Tmcbdck_WREN          0.532   XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (1.243ns logic, 1.876ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_559_clkout0 = PERIOD TIMEGRP "XLXI_559_clkout0" TS_LVDS_CLK_N PHASE -1
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_193/Mshreg_frame_end (SLICE_X22Y54.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_193/frame_end_buf3 (FF)
  Destination:          XLXI_193/Mshreg_frame_end (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         clk_cmos rising at 3.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_193/frame_end_buf3 to XLXI_193/Mshreg_frame_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y54.CQ      Tcko                  0.198   XLXI_193/frame_end_buf3
                                                       XLXI_193/frame_end_buf3
    SLICE_X22Y54.AI      net (fanout=1)        0.115   XLXI_193/frame_end_buf3
    SLICE_X22Y54.CLK     Tdh         (-Th)    -0.030   frame_end
                                                       XLXI_193/Mshreg_frame_end
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.228ns logic, 0.115ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_193/Mshreg_channel_data_0_buf2_5 (SLICE_X30Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_193/channel_data_0_buf_5 (FF)
  Destination:          XLXI_193/Mshreg_channel_data_0_buf2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.039 - 0.037)
  Source Clock:         clk_cmos rising at 3.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_193/channel_data_0_buf_5 to XLXI_193/Mshreg_channel_data_0_buf2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y52.BQ      Tcko                  0.198   XLXI_193/channel_data_0_buf<7>
                                                       XLXI_193/channel_data_0_buf_5
    SLICE_X30Y52.AX      net (fanout=2)        0.220   XLXI_193/channel_data_0_buf<5>
    SLICE_X30Y52.CLK     Tdh         (-Th)     0.070   XLXI_193/image_data7_latch<4>
                                                       XLXI_193/Mshreg_channel_data_0_buf2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.128ns logic, 0.220ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_193/image_data2_latch_4 (SLICE_X8Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_193/image_data3_latch_4 (FF)
  Destination:          XLXI_193/image_data2_latch_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.395ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_cmos rising at 3.000ns
  Destination Clock:    clk_cmos rising at 3.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_193/image_data3_latch_4 to XLXI_193/image_data2_latch_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.CQ       Tcko                  0.200   XLXI_193/image_data3_latch<5>
                                                       XLXI_193/image_data3_latch_4
    SLICE_X8Y54.C5       net (fanout=4)        0.074   XLXI_193/image_data3_latch<4>
    SLICE_X8Y54.CLK      Tah         (-Th)    -0.121   XLXI_193/image_data3_latch<5>
                                                       XLXI_193/image_data3_latch<4>_rt
                                                       XLXI_193/image_data2_latch_4
    -------------------------------------------------  ---------------------------
    Total                                      0.395ns (0.321ns logic, 0.074ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_559_clkout0 = PERIOD TIMEGRP "XLXI_559_clkout0" TS_LVDS_CLK_N PHASE -1
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_559/clkout1_buf/I0
  Logical resource: XLXI_559/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: XLXI_559/clkout0
--------------------------------------------------------------------------------
Slack: 1.751ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: training_pattern_OBUF/CLK0
  Logical resource: XLXI_193/training_pattern/CK0
  Location pin: OLOGIC_X20Y3.CLK0
  Clock network: clk_cmos
--------------------------------------------------------------------------------
Slack: 2.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_POCMDCLK)
  Physical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Logical resource: XLXI_596/mig_39_2_inst/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/P0CMDCLK
  Location pin: MCB_X0Y1.P0CMDCLK
  Clock network: clk_cmos
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_559_clkout1 = PERIOD TIMEGRP "XLXI_559_clkout1" 
TS_LVDS_CLK_N PHASE 1         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_559_clkout1 = PERIOD TIMEGRP "XLXI_559_clkout1" TS_LVDS_CLK_N PHASE 1
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_559/clkout2_buf/I0
  Logical resource: XLXI_559/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: XLXI_559/clkout1
--------------------------------------------------------------------------------
Slack: 2.871ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.129ns (885.740MHz) (Tickper)
  Physical resource: XLXI_348/XLXN_13/CLK1
  Logical resource: XLXI_348/XLXI_204/CLK1
  Location pin: ILOGIC_X14Y117.CLK1
  Clock network: clk_cmos_inv
--------------------------------------------------------------------------------
Slack: 2.871ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.129ns (885.740MHz) (Tickper)
  Physical resource: XLXI_348/XLXN_6/CLK1
  Logical resource: XLXI_348/XLXI_200/CLK1
  Location pin: ILOGIC_X15Y119.CLK1
  Clock network: clk_cmos_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_120_clkout3 = PERIOD TIMEGRP "XLXI_120_clkout3"      
   TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in         
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_605 (SLICE_X8Y90.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     25.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/write_frame_done (FF)
  Destination:          XLXI_605 (FF)
  Requirement:          33.333ns
  Data Path Delay:      4.031ns (Levels of Logic = 0)
  Clock Path Skew:      -3.214ns (1.387 - 4.601)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.650ns

  Clock Uncertainty:          0.650ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.294ns

  Maximum Data Path at Slow Process Corner: XLXI_570/write_frame_done to XLXI_605
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.430   write_frame_done
                                                       XLXI_570/write_frame_done
    SLICE_X8Y90.CE       net (fanout=3)        3.287   write_frame_done
    SLICE_X8Y90.CLK      Tceck                 0.314   XLXN_1554_OBUF
                                                       XLXI_605
    -------------------------------------------------  ---------------------------
    Total                                      4.031ns (0.744ns logic, 3.287ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_621/pulse_indicator (SLICE_X13Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/request_data (FF)
  Destination:          XLXI_621/pulse_indicator (FF)
  Requirement:          33.333ns
  Data Path Delay:      1.744ns (Levels of Logic = 0)
  Clock Path Skew:      -3.187ns (1.383 - 4.570)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.650ns

  Clock Uncertainty:          0.650ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.294ns

  Maximum Data Path at Slow Process Corner: XLXI_570/request_data to XLXI_621/pulse_indicator
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.BQ       Tcko                  0.430   request_data
                                                       XLXI_570/request_data
    SLICE_X13Y40.CE      net (fanout=1)        0.932   request_data
    SLICE_X13Y40.CLK     Tceck                 0.382   XLXI_621/pulse_indicator
                                                       XLXI_621/pulse_indicator
    -------------------------------------------------  ---------------------------
    Total                                      1.744ns (0.812ns logic, 0.932ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_620/pulse_indicator (SLICE_X21Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     27.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/write_frame_done (FF)
  Destination:          XLXI_620/pulse_indicator (FF)
  Requirement:          33.333ns
  Data Path Delay:      1.737ns (Levels of Logic = 0)
  Clock Path Skew:      -3.180ns (1.421 - 4.601)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.650ns

  Clock Uncertainty:          0.650ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.294ns

  Maximum Data Path at Slow Process Corner: XLXI_570/write_frame_done to XLXI_620/pulse_indicator
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.430   write_frame_done
                                                       XLXI_570/write_frame_done
    SLICE_X21Y50.CE      net (fanout=3)        0.925   write_frame_done
    SLICE_X21Y50.CLK     Tceck                 0.382   XLXI_620/pulse_indicator
                                                       XLXI_620/pulse_indicator
    -------------------------------------------------  ---------------------------
    Total                                      1.737ns (0.812ns logic, 0.925ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_120_clkout3 = PERIOD TIMEGRP "XLXI_120_clkout3"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_622/delay_buf4 (SLICE_X28Y59.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_622/delay_buf3 (FF)
  Destination:          XLXI_622/delay_buf4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25m rising at 33.333ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_622/delay_buf3 to XLXI_622/delay_buf4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y59.CQ      Tcko                  0.200   XLXI_622/delay_buf4
                                                       XLXI_622/delay_buf3
    SLICE_X28Y59.DX      net (fanout=2)        0.137   XLXI_622/delay_buf3
    SLICE_X28Y59.CLK     Tckdi       (-Th)    -0.048   XLXI_622/delay_buf4
                                                       XLXI_622/delay_buf4
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_605 (SLICE_X8Y90.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_605 (FF)
  Destination:          XLXI_605 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25m rising at 33.333ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_605 to XLXI_605
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y90.AQ       Tcko                  0.200   XLXN_1554_OBUF
                                                       XLXI_605
    SLICE_X8Y90.A6       net (fanout=2)        0.028   XLXN_1554_OBUF
    SLICE_X8Y90.CLK      Tah         (-Th)    -0.190   XLXN_1554_OBUF
                                                       XLXI_606
                                                       XLXI_605
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_620/pulse_indicator (SLICE_X21Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_620/pulse_indicator (FF)
  Destination:          XLXI_620/pulse_indicator (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25m rising at 33.333ns
  Destination Clock:    clk_25m rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_620/pulse_indicator to XLXI_620/pulse_indicator
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y50.DQ      Tcko                  0.198   XLXI_620/pulse_indicator
                                                       XLXI_620/pulse_indicator
    SLICE_X21Y50.D6      net (fanout=2)        0.025   XLXI_620/pulse_indicator
    SLICE_X21Y50.CLK     Tah         (-Th)    -0.215   XLXI_620/pulse_indicator
                                                       XLXI_620/Mcount_pulse_indicator_xor<0>11_INV_0
                                                       XLXI_620/pulse_indicator
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_120_clkout3 = PERIOD TIMEGRP "XLXI_120_clkout3"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 33.333ns
  Low pulse: 16.666ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: XLXI_570/DCM_SP_inst/CLKIN
  Logical resource: XLXI_570/DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: XLXI_570/clk_o
--------------------------------------------------------------------------------
Slack: 17.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: XLXI_570/DCM_SP_inst/CLKIN
  Logical resource: XLXI_570/DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: XLXI_570/clk_o
--------------------------------------------------------------------------------
Slack: 29.333ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: XLXI_570/DCM_SP_inst/CLKIN
  Logical resource: XLXI_570/DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: XLXI_570/clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_120_clkout1 = PERIOD TIMEGRP "XLXI_120_clkout1"      
   TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *        
 1.6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 106 paths analyzed, 55 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_counter_12 (SLICE_X30Y58.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_556/reset_counter_12 (FF)
  Destination:          XLXI_556/reset_counter_12 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.194ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pll_OBUF rising at 0.000ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.339ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_556/reset_counter_12 to XLXI_556/reset_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.AQ      Tcko                  0.525   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter_12
    SLICE_X31Y56.B6      net (fanout=3)        0.377   XLXI_556/reset_counter<12>
    SLICE_X31Y56.B       Tilo                  0.259   XLXI_556/reset_counter<12>_inv
                                                       XLXI_556/reset_counter<12>_inv1_INV_0
    SLICE_X30Y58.CE      net (fanout=4)        0.720   XLXI_556/reset_counter<12>_inv
    SLICE_X30Y58.CLK     Tceck                 0.313   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (1.097ns logic, 1.097ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_counter_0 (SLICE_X30Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_556/reset_counter_12 (FF)
  Destination:          XLXI_556/reset_counter_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         cmos_pll_OBUF rising at 0.000ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.339ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_556/reset_counter_12 to XLXI_556/reset_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.AQ      Tcko                  0.525   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter_12
    SLICE_X31Y56.B6      net (fanout=3)        0.377   XLXI_556/reset_counter<12>
    SLICE_X31Y56.B       Tilo                  0.259   XLXI_556/reset_counter<12>_inv
                                                       XLXI_556/reset_counter<12>_inv1_INV_0
    SLICE_X30Y55.CE      net (fanout=4)        0.578   XLXI_556/reset_counter<12>_inv
    SLICE_X30Y55.CLK     Tceck                 0.313   XLXI_556/reset_counter<3>
                                                       XLXI_556/reset_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (1.097ns logic, 0.955ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_counter_2 (SLICE_X30Y55.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_556/reset_counter_12 (FF)
  Destination:          XLXI_556/reset_counter_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      2.008ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.285 - 0.307)
  Source Clock:         cmos_pll_OBUF rising at 0.000ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.173ns

  Clock Uncertainty:          0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.339ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_556/reset_counter_12 to XLXI_556/reset_counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.AQ      Tcko                  0.525   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter_12
    SLICE_X31Y56.B6      net (fanout=3)        0.377   XLXI_556/reset_counter<12>
    SLICE_X31Y56.B       Tilo                  0.259   XLXI_556/reset_counter<12>_inv
                                                       XLXI_556/reset_counter<12>_inv1_INV_0
    SLICE_X30Y55.CE      net (fanout=4)        0.578   XLXI_556/reset_counter<12>_inv
    SLICE_X30Y55.CLK     Tceck                 0.269   XLXI_556/reset_counter<3>
                                                       XLXI_556/reset_counter_2
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (1.053ns logic, 0.955ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_120_clkout1 = PERIOD TIMEGRP "XLXI_120_clkout1"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        1.6 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_out (SLICE_X32Y52.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_556/reset_out (FF)
  Destination:          XLXI_556/reset_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pll_OBUF rising at 20.833ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_556/reset_out to XLXI_556/reset_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y52.AQ      Tcko                  0.200   usb_reset_out_OBUF
                                                       XLXI_556/reset_out
    SLICE_X32Y52.A6      net (fanout=2)        0.027   usb_reset_out_OBUF
    SLICE_X32Y52.CLK     Tah         (-Th)    -0.190   usb_reset_out_OBUF
                                                       XLXI_556/reset_out_glue_set
                                                       XLXI_556/reset_out
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_counter_12 (SLICE_X30Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_556/reset_counter_12 (FF)
  Destination:          XLXI_556/reset_counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pll_OBUF rising at 20.833ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_556/reset_counter_12 to XLXI_556/reset_counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y58.AQ      Tcko                  0.234   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter_12
    SLICE_X30Y58.A6      net (fanout=3)        0.036   XLXI_556/reset_counter<12>
    SLICE_X30Y58.CLK     Tah         (-Th)    -0.243   XLXI_556/reset_counter<12>
                                                       XLXI_556/reset_counter<12>_rt
                                                       XLXI_556/Mcount_reset_counter_xor<12>
                                                       XLXI_556/reset_counter_12
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.477ns logic, 0.036ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_556/reset_counter_1 (SLICE_X30Y55.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.530ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_556/reset_counter_1 (FF)
  Destination:          XLXI_556/reset_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.530ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cmos_pll_OBUF rising at 20.833ns
  Destination Clock:    cmos_pll_OBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_556/reset_counter_1 to XLXI_556/reset_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y55.BQ      Tcko                  0.234   XLXI_556/reset_counter<3>
                                                       XLXI_556/reset_counter_1
    SLICE_X30Y55.B5      net (fanout=1)        0.059   XLXI_556/reset_counter<1>
    SLICE_X30Y55.CLK     Tah         (-Th)    -0.237   XLXI_556/reset_counter<3>
                                                       XLXI_556/reset_counter<1>_rt
                                                       XLXI_556/Mcount_reset_counter_cy<3>
                                                       XLXI_556/reset_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.530ns (0.471ns logic, 0.059ns route)
                                                       (88.9% logic, 11.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_120_clkout1 = PERIOD TIMEGRP "XLXI_120_clkout1"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        1.6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.167ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_120/clkout2_buf/I0
  Logical resource: XLXI_120/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: XLXI_120/clkout1
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_556/reset_counter<3>/CLK
  Logical resource: XLXI_556/reset_counter_0/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: cmos_pll_OBUF
--------------------------------------------------------------------------------
Slack: 20.353ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: XLXI_556/reset_counter<3>/CLK
  Logical resource: XLXI_556/reset_counter_1/CK
  Location pin: SLICE_X30Y55.CLK
  Clock network: cmos_pll_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_100m = PERIOD TIMEGRP "clk_100m"         
TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *         4 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 326 paths analyzed, 106 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.443ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_22 (SLICE_X24Y27.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_0 (FF)
  Destination:          XLXI_31/counter_22 (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.130ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_0 to XLXI_31/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_0
    SLICE_X24Y22.A5      net (fanout=1)        0.405   XLXI_31/counter<0>
    SLICE_X24Y22.COUT    Topcya                0.472   XLXI_31/counter<3>
                                                       XLXI_31/Mcount_counter_lut<0>_INV_0
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.631ns logic, 0.499ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_3 (FF)
  Destination:          XLXI_31/counter_22 (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.003ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_3 to XLXI_31/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_3
    SLICE_X24Y22.D5      net (fanout=1)        0.460   XLXI_31/counter<3>
    SLICE_X24Y22.COUT    Topcyd                0.290   XLXI_31/counter<3>
                                                       XLXI_31/counter<3>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (1.449ns logic, 0.554ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_1 (FF)
  Destination:          XLXI_31/counter_22 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.938ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_1 to XLXI_31/counter_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_1
    SLICE_X24Y22.B5      net (fanout=1)        0.237   XLXI_31/counter<1>
    SLICE_X24Y22.COUT    Topcyb                0.448   XLXI_31/counter<3>
                                                       XLXI_31/counter<1>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_22
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.607ns logic, 0.331ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_23 (SLICE_X24Y27.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_0 (FF)
  Destination:          XLXI_31/counter_23 (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.130ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_0 to XLXI_31/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_0
    SLICE_X24Y22.A5      net (fanout=1)        0.405   XLXI_31/counter<0>
    SLICE_X24Y22.COUT    Topcya                0.472   XLXI_31/counter<3>
                                                       XLXI_31/Mcount_counter_lut<0>_INV_0
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (1.631ns logic, 0.499ns route)
                                                       (76.6% logic, 23.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_3 (FF)
  Destination:          XLXI_31/counter_23 (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.003ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_3 to XLXI_31/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_3
    SLICE_X24Y22.D5      net (fanout=1)        0.460   XLXI_31/counter<3>
    SLICE_X24Y22.COUT    Topcyd                0.290   XLXI_31/counter<3>
                                                       XLXI_31/counter<3>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (1.449ns logic, 0.554ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_1 (FF)
  Destination:          XLXI_31/counter_23 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.938ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_1 to XLXI_31/counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_1
    SLICE_X24Y22.B5      net (fanout=1)        0.237   XLXI_31/counter<1>
    SLICE_X24Y22.COUT    Topcyb                0.448   XLXI_31/counter<3>
                                                       XLXI_31/counter<1>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.319   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_23
    -------------------------------------------------  ---------------------------
    Total                                      1.938ns (1.607ns logic, 0.331ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_21 (SLICE_X24Y27.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_0 (FF)
  Destination:          XLXI_31/counter_21 (FF)
  Requirement:          8.333ns
  Data Path Delay:      2.118ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_0 to XLXI_31/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.AQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_0
    SLICE_X24Y22.A5      net (fanout=1)        0.405   XLXI_31/counter<0>
    SLICE_X24Y22.COUT    Topcya                0.472   XLXI_31/counter<3>
                                                       XLXI_31/Mcount_counter_lut<0>_INV_0
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.307   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.118ns (1.619ns logic, 0.499ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_3 (FF)
  Destination:          XLXI_31/counter_21 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.991ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_3 to XLXI_31/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.DQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_3
    SLICE_X24Y22.D5      net (fanout=1)        0.460   XLXI_31/counter<3>
    SLICE_X24Y22.COUT    Topcyd                0.290   XLXI_31/counter<3>
                                                       XLXI_31/counter<3>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.307   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (1.437ns logic, 0.554ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_31/counter_1 (FF)
  Destination:          XLXI_31/counter_21 (FF)
  Requirement:          8.333ns
  Data Path Delay:      1.926ns (Levels of Logic = 6)
  Clock Path Skew:      -1.164ns (0.191 - 1.355)
  Source Clock:         clk_100m rising at 0.000ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.149ns

  Clock Uncertainty:          0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.289ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_31/counter_1 to XLXI_31/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y22.BQ      Tcko                  0.476   XLXI_31/counter<3>
                                                       XLXI_31/counter_1
    SLICE_X24Y22.B5      net (fanout=1)        0.237   XLXI_31/counter<1>
    SLICE_X24Y22.COUT    Topcyb                0.448   XLXI_31/counter<3>
                                                       XLXI_31/counter<1>_rt
                                                       XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<3>
    SLICE_X24Y23.COUT    Tbyp                  0.091   XLXI_31/counter<7>
                                                       XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.CIN     net (fanout=1)        0.082   XLXI_31/Mcount_counter_cy<7>
    SLICE_X24Y24.COUT    Tbyp                  0.091   XLXI_31/counter<11>
                                                       XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<11>
    SLICE_X24Y25.COUT    Tbyp                  0.091   XLXI_31/counter<15>
                                                       XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<15>
    SLICE_X24Y26.COUT    Tbyp                  0.091   XLXI_31/counter<19>
                                                       XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CIN     net (fanout=1)        0.003   XLXI_31/Mcount_counter_cy<19>
    SLICE_X24Y27.CLK     Tcinck                0.307   XLXI_31/counter<23>
                                                       XLXI_31/Mcount_counter_xor<23>
                                                       XLXI_31/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.595ns logic, 0.331ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_100m = PERIOD TIMEGRP "clk_100m"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_3 (SLICE_X24Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_31/counter_23 (FF)
  Destination:          XLXI_31/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.355 - 0.191)
  Source Clock:         clk_100m rising at 8.333ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: XLXI_31/counter_23 to XLXI_31/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.449   XLXI_31/counter<23>
                                                       XLXI_31/counter_23
    SLICE_X24Y22.SR      net (fanout=8)        0.999   XLXI_31/counter<23>
    SLICE_X24Y22.CLK     Tcksr       (-Th)     0.109   XLXI_31/counter<3>
                                                       XLXI_31/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.340ns logic, 0.999ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_2 (SLICE_X24Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_31/counter_23 (FF)
  Destination:          XLXI_31/counter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.355 - 0.191)
  Source Clock:         clk_100m rising at 8.333ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: XLXI_31/counter_23 to XLXI_31/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.449   XLXI_31/counter<23>
                                                       XLXI_31/counter_23
    SLICE_X24Y22.SR      net (fanout=8)        0.999   XLXI_31/counter<23>
    SLICE_X24Y22.CLK     Tcksr       (-Th)     0.096   XLXI_31/counter<3>
                                                       XLXI_31/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.353ns logic, 0.999ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_31/counter_0 (SLICE_X24Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_31/counter_23 (FF)
  Destination:          XLXI_31/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 0)
  Clock Path Skew:      1.164ns (1.355 - 0.191)
  Source Clock:         clk_100m rising at 8.333ns
  Destination Clock:    clk_100m rising at 8.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: XLXI_31/counter_23 to XLXI_31/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y27.DQ      Tcko                  0.449   XLXI_31/counter<23>
                                                       XLXI_31/counter_23
    SLICE_X24Y22.SR      net (fanout=8)        0.999   XLXI_31/counter<23>
    SLICE_X24Y22.CLK     Tcksr       (-Th)     0.074   XLXI_31/counter<3>
                                                       XLXI_31/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.375ns logic, 0.999ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_100m = PERIOD TIMEGRP "clk_100m"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.858ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: XLXI_31/counter<3>/CLK
  Logical resource: XLXI_31/counter_0/CK
  Location pin: SLICE_X24Y22.CLK
  Clock network: clk_100m
--------------------------------------------------------------------------------
Slack: 7.858ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: XLXI_31/counter<3>/CLK
  Logical resource: XLXI_31/counter_1/CK
  Location pin: SLICE_X24Y22.CLK
  Clock network: clk_100m
--------------------------------------------------------------------------------
Slack: 7.858ns (period - min period limit)
  Period: 8.333ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: XLXI_31/counter<3>/CLK
  Logical resource: XLXI_31/counter_2/CK
  Location pin: SLICE_X24Y22.CLK
  Clock network: clk_100m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_120_clkout0 = PERIOD TIMEGRP "XLXI_120_clkout0"      
   TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *        
 0.125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7624 paths analyzed, 2082 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.020ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_566/next_state_2 (SLICE_X39Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     255.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/reset_internal_module (FF)
  Destination:          XLXI_566/next_state_2 (FF)
  Requirement:          266.666ns
  Data Path Delay:      10.705ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.685 - 0.713)
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 266.666ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.569ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/reset_internal_module to XLXI_566/next_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y102.DQ     Tcko                  0.430   reset_internal_module
                                                       XLXI_36/reset_internal_module
    SLICE_X39Y28.SR      net (fanout=106)      9.950   reset_internal_module
    SLICE_X39Y28.CLK     Trck                  0.325   XLXI_566/next_state<2>
                                                       XLXI_566/next_state_2
    -------------------------------------------------  ---------------------------
    Total                                     10.705ns (0.755ns logic, 9.950ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_566/next_state_1 (SLICE_X39Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     255.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/reset_internal_module (FF)
  Destination:          XLXI_566/next_state_1 (FF)
  Requirement:          266.666ns
  Data Path Delay:      10.675ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.685 - 0.713)
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 266.666ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.569ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/reset_internal_module to XLXI_566/next_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y102.DQ     Tcko                  0.430   reset_internal_module
                                                       XLXI_36/reset_internal_module
    SLICE_X39Y28.SR      net (fanout=106)      9.950   reset_internal_module
    SLICE_X39Y28.CLK     Trck                  0.295   XLXI_566/next_state<2>
                                                       XLXI_566/next_state_1
    -------------------------------------------------  ---------------------------
    Total                                     10.675ns (0.725ns logic, 9.950ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_566/next_state_0 (SLICE_X39Y28.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     255.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_36/reset_internal_module (FF)
  Destination:          XLXI_566/next_state_0 (FF)
  Requirement:          266.666ns
  Data Path Delay:      10.647ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.685 - 0.713)
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 266.666ns
  Clock Uncertainty:    0.287ns

  Clock Uncertainty:          0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.569ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_36/reset_internal_module to XLXI_566/next_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y102.DQ     Tcko                  0.430   reset_internal_module
                                                       XLXI_36/reset_internal_module
    SLICE_X39Y28.SR      net (fanout=106)      9.950   reset_internal_module
    SLICE_X39Y28.CLK     Trck                  0.267   XLXI_566/next_state<2>
                                                       XLXI_566/next_state_0
    -------------------------------------------------  ---------------------------
    Total                                     10.647ns (0.697ns logic, 9.950ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_120_clkout0 = PERIOD TIMEGRP "XLXI_120_clkout0"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        0.125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (SLICE_X32Y53.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Destination:          XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 to XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.CQ      Tcko                  0.200   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    SLICE_X32Y53.C5      net (fanout=1)        0.061   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>
    SLICE_X32Y53.CLK     Tah         (-Th)    -0.121   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<2>_rt
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_566/initial_spi_data_buf2_6 (SLICE_X50Y40.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_566/initial_spi_data_buf1_6 (FF)
  Destination:          XLXI_566/initial_spi_data_buf2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_566/initial_spi_data_buf1_6 to XLXI_566/initial_spi_data_buf2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.CQ      Tcko                  0.200   XLXI_566/initial_spi_data_buf1<7>
                                                       XLXI_566/initial_spi_data_buf1_6
    SLICE_X50Y40.C5      net (fanout=2)        0.066   XLXI_566/initial_spi_data_buf1<6>
    SLICE_X50Y40.CLK     Tah         (-Th)    -0.121   XLXI_566/initial_spi_data_buf1<7>
                                                       XLXI_566/initial_spi_data_buf1<6>_rt
                                                       XLXI_566/initial_spi_data_buf2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (SLICE_X32Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Destination:          XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SPI_CLK_10M rising at 0.000ns
  Destination Clock:    SPI_CLK_10M rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 to XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y53.BQ      Tcko                  0.200   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    SLICE_X32Y53.B5      net (fanout=1)        0.071   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>
    SLICE_X32Y53.CLK     Tah         (-Th)    -0.121   XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<1>_rt
                                                       XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_120_clkout0 = PERIOD TIMEGRP "XLXI_120_clkout0"
        TS_XLXI_596_mig_39_2_inst_memc3_infrastructure_inst_vga_clk_bufg_in *
        0.125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 263.096ns (period - min period limit)
  Period: 266.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: XLXI_557/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: XLXI_557/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y20.CLKBRDCLK
  Clock network: SPI_CLK_10M
--------------------------------------------------------------------------------
Slack: 263.096ns (period - min period limit)
  Period: 266.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: XLXI_112/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: XLXI_112/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X3Y19.CLKBRDCLK
  Clock network: SPI_CLK_10M
--------------------------------------------------------------------------------
Slack: 263.096ns (period - min period limit)
  Period: 266.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: XLXI_127/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y26.CLKAWRCLK
  Clock network: SPI_CLK_10M
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_570_CLKFX = PERIOD TIMEGRP "XLXI_570_CLKFX" 
TS_XLXI_120_clkout3 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21187 paths analyzed, 1816 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.998ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/ACMD41_8 (SLICE_X30Y4.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_valid (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_8 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.135ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_valid to XLXI_570/sd_initial_inst/ACMD41_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y30.AQ      Tcko                  0.525   XLXI_570/sd_initial_inst/rx_valid
                                                       XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.B3      net (fanout=8)        2.509   XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.313   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_8
    -------------------------------------------------  ---------------------------
    Total                                      6.135ns (1.418ns logic, 4.717ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_18 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_8 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.932ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_18 to XLXI_570/sd_initial_inst/ACMD41_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<20>
                                                       XLXI_570/sd_initial_inst/rx_18
    SLICE_X30Y14.B4      net (fanout=2)        1.401   XLXI_570/sd_initial_inst/rx<18>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.313   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_8
    -------------------------------------------------  ---------------------------
    Total                                      4.932ns (1.323ns logic, 3.609ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_16 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_8 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.942ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.618 - 0.625)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_16 to XLXI_570/sd_initial_inst/ACMD41_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.DQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<16>
                                                       XLXI_570/sd_initial_inst/rx_16
    SLICE_X30Y14.B2      net (fanout=2)        1.411   XLXI_570/sd_initial_inst/rx<16>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.313   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_8
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.323ns logic, 3.619ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/ACMD41_7 (SLICE_X30Y4.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_valid (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_7 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_valid to XLXI_570/sd_initial_inst/ACMD41_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y30.AQ      Tcko                  0.525   XLXI_570/sd_initial_inst/rx_valid
                                                       XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.B3      net (fanout=8)        2.509   XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.288   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_7
    -------------------------------------------------  ---------------------------
    Total                                      6.110ns (1.393ns logic, 4.717ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_18 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_7 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.907ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_18 to XLXI_570/sd_initial_inst/ACMD41_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<20>
                                                       XLXI_570/sd_initial_inst/rx_18
    SLICE_X30Y14.B4      net (fanout=2)        1.401   XLXI_570/sd_initial_inst/rx<18>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.288   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_7
    -------------------------------------------------  ---------------------------
    Total                                      4.907ns (1.298ns logic, 3.609ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_16 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_7 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.618 - 0.625)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_16 to XLXI_570/sd_initial_inst/ACMD41_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.DQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<16>
                                                       XLXI_570/sd_initial_inst/rx_16
    SLICE_X30Y14.B2      net (fanout=2)        1.411   XLXI_570/sd_initial_inst/rx<16>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.288   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_7
    -------------------------------------------------  ---------------------------
    Total                                      4.917ns (1.298ns logic, 3.619ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/ACMD41_10 (SLICE_X30Y4.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_valid (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      6.106ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.618 - 0.626)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_valid to XLXI_570/sd_initial_inst/ACMD41_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y30.AQ      Tcko                  0.525   XLXI_570/sd_initial_inst/rx_valid
                                                       XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.B3      net (fanout=8)        2.509   XLXI_570/sd_initial_inst/rx_valid
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.284   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_10
    -------------------------------------------------  ---------------------------
    Total                                      6.106ns (1.389ns logic, 4.717ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_18 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.903ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.292 - 0.314)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_18 to XLXI_570/sd_initial_inst/ACMD41_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y14.BQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<20>
                                                       XLXI_570/sd_initial_inst/rx_18
    SLICE_X30Y14.B4      net (fanout=2)        1.401   XLXI_570/sd_initial_inst/rx<18>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.284   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_10
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (1.294ns logic, 3.609ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_570/sd_initial_inst/rx_16 (FF)
  Destination:          XLXI_570/sd_initial_inst/ACMD41_10 (FF)
  Requirement:          16.666ns
  Data Path Delay:      4.913ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.618 - 0.625)
  Source Clock:         SD_clk_OBUF rising at 0.000ns
  Destination Clock:    SD_clk_OBUF falling at 16.666ns
  Clock Uncertainty:    0.356ns

  Clock Uncertainty:          0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.708ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_570/sd_initial_inst/rx_16 to XLXI_570/sd_initial_inst/ACMD41_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.DQ      Tcko                  0.430   XLXI_570/sd_initial_inst/rx<16>
                                                       XLXI_570/sd_initial_inst/rx_16
    SLICE_X30Y14.B2      net (fanout=2)        1.411   XLXI_570/sd_initial_inst/rx<16>
    SLICE_X30Y14.BMUX    Tilo                  0.326   XLXI_570/sd_initial_inst/rx[19]_GND_55_o_equal_31_o
                                                       XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o1
    SLICE_X30Y4.B3       net (fanout=5)        1.375   XLXI_570/sd_initial_inst/rx_valid_rx[19]_AND_81_o
    SLICE_X30Y4.B        Tilo                  0.254   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/_n0345_inv1
    SLICE_X30Y4.CE       net (fanout=7)        0.833   XLXI_570/sd_initial_inst/_n0345_inv
    SLICE_X30Y4.CLK      Tceck                 0.284   XLXI_570/sd_initial_inst/ACMD41<13>
                                                       XLXI_570/sd_initial_inst/ACMD41_10
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.294ns logic, 3.619ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_XLXI_570_CLKFX = PERIOD TIMEGRP "XLXI_570_CLKFX" TS_XLXI_120_clkout3 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/rx_24 (SLICE_X36Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_570/sd_initial_inst/rx_23 (FF)
  Destination:          XLXI_570/sd_initial_inst/rx_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF rising at 33.333ns
  Destination Clock:    SD_clk_OBUF rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_570/sd_initial_inst/rx_23 to XLXI_570/sd_initial_inst/rx_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y15.CQ      Tcko                  0.200   XLXI_570/sd_initial_inst/rx<24>
                                                       XLXI_570/sd_initial_inst/rx_23
    SLICE_X36Y15.DX      net (fanout=1)        0.137   XLXI_570/sd_initial_inst/rx<23>
    SLICE_X36Y15.CLK     Tckdi       (-Th)    -0.048   XLXI_570/sd_initial_inst/rx<24>
                                                       XLXI_570/sd_initial_inst/rx_24
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/rx_8 (SLICE_X42Y23.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_570/sd_initial_inst/rx_7 (FF)
  Destination:          XLXI_570/sd_initial_inst/rx_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF rising at 33.333ns
  Destination Clock:    SD_clk_OBUF rising at 33.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_570/sd_initial_inst/rx_7 to XLXI_570/sd_initial_inst/rx_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y23.CQ      Tcko                  0.200   XLXI_570/sd_initial_inst/rx<8>
                                                       XLXI_570/sd_initial_inst/rx_7
    SLICE_X42Y23.DX      net (fanout=1)        0.137   XLXI_570/sd_initial_inst/rx<7>
    SLICE_X42Y23.CLK     Tckdi       (-Th)    -0.048   XLXI_570/sd_initial_inst/rx<8>
                                                       XLXI_570/sd_initial_inst/rx_8
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_570/sd_initial_inst/CMD0_13 (SLICE_X20Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.388ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_570/sd_initial_inst/CMD0_12 (FF)
  Destination:          XLXI_570/sd_initial_inst/CMD0_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         SD_clk_OBUF falling at 49.999ns
  Destination Clock:    SD_clk_OBUF falling at 49.999ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_570/sd_initial_inst/CMD0_12 to XLXI_570/sd_initial_inst/CMD0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.CQ      Tcko                  0.200   XLXI_570/sd_initial_inst/CMD0<14>
                                                       XLXI_570/sd_initial_inst/CMD0_12
    SLICE_X20Y21.C5      net (fanout=2)        0.067   XLXI_570/sd_initial_inst/CMD0<12>
    SLICE_X20Y21.CLK     Tah         (-Th)    -0.121   XLXI_570/sd_initial_inst/CMD0<14>
                                                       XLXI_570/sd_initial_inst/Mmux__n0404281
                                                       XLXI_570/sd_initial_inst/CMD0_13
    -------------------------------------------------  ---------------------------
    Total                                      0.388ns (0.321ns logic, 0.067ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_570_CLKFX = PERIOD TIMEGRP "XLXI_570_CLKFX" TS_XLXI_120_clkout3 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 30.667ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: XLXI_570/bufg_insta/I0
  Logical resource: XLXI_570/bufg_insta/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: XLXI_570/CLKFX
--------------------------------------------------------------------------------
Slack: 31.467ns (period - min period limit)
  Period: 33.333ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: XLXI_570/sd_initial_inst/rx<0>/CLK0
  Logical resource: XLXI_570/sd_initial_inst/rx_0/CLK0
  Location pin: ILOGIC_X27Y41.CLK0
  Clock network: SD_clk_OBUF
--------------------------------------------------------------------------------
Slack: 32.853ns (period - (min high pulse limit / (high pulse / period)))
  Period: 33.333ns
  High pulse: 16.666ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: XLXI_570/sd_initial_inst/counter<3>/SR
  Logical resource: XLXI_570/sd_initial_inst/counter_0/SR
  Location pin: SLICE_X34Y22.SR
  Clock network: XLXI_570/sd_initial_inst/rst_n_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CMOS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CMOS_CLK                    |     16.667ns|      5.000ns|     78.180ns|            0|            3|            0|        46974|
| TS_XLXI_596_mig_39_2_inst_memc|      1.333ns|      1.499ns|          N/A|            1|            0|            0|            0|
| 3_infrastructure_inst_clk_2x_0|             |             |             |             |             |             |             |
| TS_XLXI_596_mig_39_2_inst_memc|     33.333ns|     10.000ns|     16.000ns|            0|            0|            0|        29261|
| 3_infrastructure_inst_vga_clk_|             |             |             |             |             |             |             |
| bufg_in                       |             |             |             |             |             |             |             |
|  TS_XLXI_120_clkout3          |     33.333ns|     16.000ns|     12.998ns|            0|            0|           18|        21187|
|   TS_XLXI_570_CLKFX           |     33.333ns|     12.998ns|          N/A|            0|            0|        21187|            0|
|  TS_XLXI_120_clkout1          |     20.833ns|      2.666ns|          N/A|            0|            0|          106|            0|
|  TS_clk_100m                  |      8.333ns|      3.443ns|          N/A|            0|            0|          326|            0|
|  TS_XLXI_120_clkout0          |    266.667ns|     11.020ns|          N/A|            0|            0|         7624|            0|
| TS_XLXI_596_mig_39_2_inst_memc|      1.333ns|      1.499ns|          N/A|            1|            0|            0|            0|
| 3_infrastructure_inst_clk_2x_1|             |             |             |             |             |             |             |
| 80                            |             |             |             |             |             |             |             |
| TS_XLXI_596_mig_39_2_inst_memc|     10.667ns|      2.666ns|          N/A|            0|            0|            0|            0|
| 3_infrastructure_inst_clk0_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_XLXI_596_mig_39_2_inst_memc|     10.667ns|     50.035ns|          N/A|            1|            0|        17713|            0|
| 3_infrastructure_inst_mcb_drp_|             |             |             |             |             |             |             |
| clk_bufg_in                   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_USB_SCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_USB_SCLK                    |     18.182ns|      8.000ns|      9.297ns|            0|            0|            0|         9028|
| TS_XLXI_65_clk0               |     18.182ns|      9.297ns|          N/A|            0|            0|         9028|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_LVDS_CLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_LVDS_CLK_N                  |      4.000ns|      2.334ns|      6.832ns|            0|            5|            0|         2025|
| TS_XLXI_559_clkout0           |      4.000ns|      6.832ns|          N/A|            5|            0|         2025|            0|
| TS_XLXI_559_clkout1           |      4.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CMOS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CMOS_CLK       |   11.020|    5.438|    6.499|    7.719|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LVDS_CLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LVDS_CLK_N     |    4.800|         |         |         |
LVDS_CLK_P     |    4.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock LVDS_CLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LVDS_CLK_N     |    4.800|         |         |         |
LVDS_CLK_P     |    4.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock USB_SCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USB_SCLK       |    9.297|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 6646  (Setup/Max: 6314, Hold: 0, Component Switching Limit: 332)

Constraints cover 63616 paths, 0 nets, and 12249 connections

Design statistics:
   Minimum period:  50.035ns{1}   (Maximum frequency:  19.986MHz)
   Maximum path delay from/to any node:   5.373ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 07 11:16:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 356 MB



