// Seed: 2436401167
module module_0;
  wire id_2;
  wire id_3 = 1;
  assign module_1.type_14 = 0;
  wire id_4;
  wire id_5, id_6;
  id_8(
      .id_0(1), .id_1(id_5), .id_2(id_7++), .id_3(id_3), .id_4(1)
  );
  assign id_8 = id_8;
  wire id_9;
endmodule
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply1 module_1,
    input supply0 id_5,
    output tri id_6,
    input wor id_7
);
  assign id_6 = 1;
  tri1 id_9;
  module_0 modCall_1 ();
  always_ff @(posedge 1) id_9 = (1'b0);
  id_10 :
  assert property (@(posedge id_10) 1)
  else $display("" & -id_5, 1'b0);
  tri  id_11 = 1;
  wand id_12 = id_11;
endmodule
