// Seed: 552638807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  always @(1) begin
    if (id_1) id_3 <= 1 + 1 + id_7;
  end
  logic id_7;
  assign id_3 = 1;
endmodule
