Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_039.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3451586 heartbeat IPC: 2.89722 cumulative IPC: 2.89722 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6896275 heartbeat IPC: 2.90302 cumulative IPC: 2.90012 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10342762 heartbeat IPC: 2.9015 cumulative IPC: 2.90058 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 13784592 heartbeat IPC: 2.90543 cumulative IPC: 2.90179 (Simulation time: 0 hr 2 min 15 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 17225767 heartbeat IPC: 2.90598 cumulative IPC: 2.90263 (Simulation time: 0 hr 2 min 50 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 17225767 (Simulation time: 0 hr 2 min 50 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 23003138 heartbeat IPC: 1.73089 cumulative IPC: 1.73089 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 28772812 heartbeat IPC: 1.7332 cumulative IPC: 1.73204 (Simulation time: 0 hr 4 min 0 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 34538620 heartbeat IPC: 1.73436 cumulative IPC: 1.73282 (Simulation time: 0 hr 4 min 35 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 40308510 heartbeat IPC: 1.73314 cumulative IPC: 1.7329 (Simulation time: 0 hr 5 min 10 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 46083791 heartbeat IPC: 1.73152 cumulative IPC: 1.73262 (Simulation time: 0 hr 5 min 45 sec) 
Finished CPU 0 instructions: 50000001 cycles: 28858024 cumulative IPC: 1.73262 (Simulation time: 0 hr 5 min 45 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.73262 instructions: 50000001 cycles: 28858024
L1D TOTAL     ACCESS:   19882448  HIT:   19387737  MISS:     494711
L1D LOAD      ACCESS:    6490179  HIT:    6268548  MISS:     221631
L1D RFO       ACCESS:    7088997  HIT:    7022034  MISS:      66963
L1D PREFETCH  ACCESS:    6303272  HIT:    6097155  MISS:     206117
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6506084  ISSUED:    6372795  USEFUL:      50009  USELESS:     156112
L1D AVERAGE MISS LATENCY: 15.0831 cycles
L1I TOTAL     ACCESS:   19645793  HIT:   14366964  MISS:    5278829
L1I LOAD      ACCESS:    9359494  HIT:    9292300  MISS:      67194
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10286299  HIT:    5074664  MISS:    5211635
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10854275  ISSUED:   10626394  USEFUL:    4208287  USELESS:    1003347
L1I AVERAGE MISS LATENCY: 14.5759 cycles
L2C TOTAL     ACCESS:    8246909  HIT:    8246821  MISS:         88
L2C LOAD      ACCESS:     270722  HIT:     270716  MISS:          6
L2C RFO       ACCESS:      66751  HIT:      66751  MISS:          0
L2C PREFETCH  ACCESS:    7729388  HIT:    7729309  MISS:         79
L2C WRITEBACK ACCESS:     180048  HIT:     180045  MISS:          3
L2C PREFETCH  REQUESTED:    5276270  ISSUED:    5273010  USEFUL:          1  USELESS:          6
L2C AVERAGE MISS LATENCY: 39.4886 cycles
LLC TOTAL     ACCESS:     802015  HIT:     801632  MISS:        383
LLC LOAD      ACCESS:          6  HIT:          6  MISS:          0
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:     802004  HIT:     801621  MISS:        383
LLC WRITEBACK ACCESS:          5  HIT:          5  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          3  USELESS:          0
LLC AVERAGE MISS LATENCY: 176.517 cycles
Major fault: 0 Minor fault: 357
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:         39  ROW_BUFFER_MISS:        344
 DBUS_CONGESTED:         45
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9091% MPKI: 0.1547 Average ROB Occupancy at Mispredict: 302.036

Branch types
NOT_BRANCH: 41494976 82.99%
BRANCH_DIRECT_JUMP: 491308 0.982616%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5595255 11.1905%
BRANCH_DIRECT_CALL: 1028408 2.05682%
BRANCH_INDIRECT_CALL: 180756 0.361512%
BRANCH_RETURN: 1209171 2.41834%
BRANCH_OTHER: 0 0%

