
---------- Begin Simulation Statistics ----------
final_tick                               109768004000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 362451                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716296                       # Number of bytes of host memory used
host_op_rate                                   395576                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   275.90                       # Real time elapsed on the host
host_tick_rate                              397854617                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.109768                       # Number of seconds simulated
sim_ticks                                109768004000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.962618                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062950                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673325                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88894                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819109                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287880                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551181                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263301                       # Number of indirect misses.
system.cpu.branchPred.lookups                19659502                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050590                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          987                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.097680                       # CPI: cycles per instruction
system.cpu.discardedOps                        430899                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49083082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17523759                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083637                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3094229                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.911012                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        109768004                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       106673775                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10693                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         49623                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        82813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          409                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       166576                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            409                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                990                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10628                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37940                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           990                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        88553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  88553                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3171712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3171712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38930                       # Request fanout histogram
system.membus.respLayer1.occupancy          209177750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            92135000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             38010                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        80582                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          484                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12847                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45755                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        37084                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       248005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                250341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9778752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9868992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           11102                       # Total snoops (count)
system.tol2bus.snoopTraffic                    680192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            94867                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015706                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.124337                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  93377     98.43%     98.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1490      1.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              94867                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          307452000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         248517999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2778999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  419                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44414                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44833                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 419                       # number of overall hits
system.l2.overall_hits::.cpu.data               44414                       # number of overall hits
system.l2.overall_hits::total                   44833                       # number of overall hits
system.l2.demand_misses::.cpu.inst                507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              38425                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38932                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               507                       # number of overall misses
system.l2.overall_misses::.cpu.data             38425                       # number of overall misses
system.l2.overall_misses::total                 38932                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     48976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4151918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4200894000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     48976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4151918000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4200894000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            82839                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                83765                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           82839                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               83765                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.547516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.463852                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.464776                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.547516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.463852                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.464776                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96599.605523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108052.517892                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107903.369978                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96599.605523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108052.517892                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107903.369978                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10628                       # number of writebacks
system.l2.writebacks::total                     10628                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           506                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         38424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38930                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        38424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     38782000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3383351000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3422133000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     38782000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3383351000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3422133000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.546436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.463839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.464753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.546436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.463839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.464753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76644.268775                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88053.065792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87904.777806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76644.268775                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88053.065792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87904.777806                       # average overall mshr miss latency
system.l2.replacements                          11102                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69954                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69954                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69954                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          483                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              7815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7815                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37940                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4100048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4100048000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         45755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.829199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.829199                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108066.631523                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108066.631523                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37940                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3341248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3341248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.829199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.829199                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88066.631523                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88066.631523                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                419                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     48976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     48976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.547516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.547516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96599.605523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96599.605523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          506                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     38782000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     38782000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.546436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.546436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76644.268775                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76644.268775                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             485                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     51870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     51870000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        37084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         37084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.013078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106948.453608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106948.453608                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          484                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     42103000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     42103000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.013051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.013051                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86989.669421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86989.669421                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23780.984727                       # Cycle average of tags in use
system.l2.tags.total_refs                      165495                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     38936                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.250437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.910717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       173.172590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     23603.901420                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.720334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.725738                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         27834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1966                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25670                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.849426                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    369930                       # Number of tag accesses
system.l2.tags.data_accesses                   369930                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2459136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2491520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       680192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          680192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           38424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        10628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            295022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22403031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22698053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       295022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           295022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6196633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6196633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6196633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           295022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22403031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             28894686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10628.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       506.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.080578982500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          589                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          589                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              116654                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10029                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38930                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10628                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38930                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              651                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    692401250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  194620000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1422226250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17788.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36538.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    19555                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38930                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   38710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.408576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.025000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.729091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7939     38.42%     38.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9977     48.29%     86.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1734      8.39%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          379      1.83%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      0.23%     97.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      0.24%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      0.24%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.27%     97.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          431      2.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20662                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          589                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.692699                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.527831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1139.831764                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          588     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           589                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          589                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.003396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.003305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.058222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              587     99.66%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           589                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2491136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  678656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2491520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               680192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        22.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     22.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  109765755000                       # Total gap between requests
system.mem_ctrls.avgGap                    2214894.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        32384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2458752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       678656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 295022.217949777027                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22399532.745443746448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6182639.523990980349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          506                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38424                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12823250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1409403000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2030648579000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25342.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36680.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 191065918.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             71564220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38033490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           135338700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           27290160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8664580080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22562738640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23150712960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54650258250                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        497.870566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59970655000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3665220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46132129000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             75969600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             40378800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           142578660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28062720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8664580080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22720838970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23017575840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54689984670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.232478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  59620247250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3665220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  46482536750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26999557                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26999557                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26999557                       # number of overall hits
system.cpu.icache.overall_hits::total        26999557                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          926                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            926                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          926                       # number of overall misses
system.cpu.icache.overall_misses::total           926                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62422000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62422000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62422000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62422000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27000483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27000483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27000483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27000483                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 67410.367171                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67410.367171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 67410.367171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67410.367171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          484                       # number of writebacks
system.cpu.icache.writebacks::total               484                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          926                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          926                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          926                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     60570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     60570000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     60570000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     60570000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65410.367171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65410.367171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65410.367171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65410.367171                       # average overall mshr miss latency
system.cpu.icache.replacements                    484                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26999557                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26999557                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          926                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           926                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62422000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27000483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27000483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 67410.367171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67410.367171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          926                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     60570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     60570000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65410.367171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65410.367171                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.453782                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27000483                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               926                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29158.188985                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.453782                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.431107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.431107                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.431641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27001409                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27001409                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35057150                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35057150                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35060191                       # number of overall hits
system.cpu.dcache.overall_hits::total        35060191                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       113556                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         113556                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       113644                       # number of overall misses
system.cpu.dcache.overall_misses::total        113644                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7125431000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7125431000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7125431000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7125431000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173835                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003231                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003231                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62748.168305                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62748.168305                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62699.579388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62699.579388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69954                       # number of writebacks
system.cpu.dcache.writebacks::total             69954                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        82755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        82755                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        82839                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        82839                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5402587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5402587000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5405962000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5405962000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65284.115763                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65284.115763                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65258.658361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65258.658361                       # average overall mshr miss latency
system.cpu.dcache.replacements                  82327                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20858451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20858451                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        45269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         45269                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1289585000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1289585000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903720                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28487.154565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28487.154565                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8266                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        37003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        37003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    967949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    967949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26158.662811                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26158.662811                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14198699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14198699                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68287                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5835846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5835846000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 85460.570826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85460.570826                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        22535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45752                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4434638000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4434638000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 96927.740864                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96927.740864                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3041                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           88                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.028124                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           84                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3375000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3375000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.026846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 40178.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 40178.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.945149                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35314250                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             82839                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.299810                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.945149                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          247                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35427894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35427894                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 109768004000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
