/* S2-LP Register Addresses, see datasheet "10 Register Contents" - Table 62 */
#define GPIOx_CONF_ADDR_OFFSET 0x00
#define GPIO0_CONF_ADDR 0x00
#define GPIO1_CONF_ADDR 0x01
#define GPIO2_CONF_ADDR 0x02
#define GPIO3_CONF_ADDR 0x03
#define MCU_CK_CONF_ADDR 0x04
#define SYNT3_ADDR 0x05
#define SYNT2_ADDR 0x06
#define SYNT1_ADDR 0x07
#define SYNT0_ADDR 0x08
#define IF_OFFSET_ANA_ADDR 0x09
#define IF_OFFSET_DIG_ADDR 0x0A
#define CH_SPACE_ADDR 0x0C
#define CHNUM_ADDR 0x0D
#define MOD4_ADDR 0x0E
#define MOD3_ADDR 0x0F
#define MOD2_ADDR 0x10
#define MOD1_ADDR 0x11
#define MOD0_ADDR 0x12
#define CHFLT_ADDR 0x13
#define AFC2_ADDR 0x14
#define AFC1_ADDR 0x15
#define AFC0_ADDR 0x16
#define RSSI_FLT_ADDR 0x17
#define RSSI_TH_ADDR 0x18
#define ANT_SELECT_CONF_ADDR 0x1F
#define CLOCKREC2_ADDR 0x20
#define CLOCKREC1_ADDR 0x21
#define PCKTCTRL6_ADDR 0x2B
#define PCKTCTRL5_ADDR 0x2C
#define PCKTCTRL4_ADDR 0x2D
#define ADDRESS_LEN_REGMASK 0x08
#define PCKTCTRL3_ADDR 0x2E
#define PCKTCTRL2_ADDR 0x2F
#define PCKTCTRL1_ADDR 0x30
#define PCKTLEN1_ADDR 0x31
#define PCKTLEN0_ADDR 0x32
#define SYNC3_ADDR 0x33
#define SYNC2_ADDR 0x34
#define SYNC1_ADDR 0x35
#define SYNC0_ADDR 0x36
#define QI_ADDR 0x37
#define PCKT_PSTMBL_ADDR 0x38
#define PROTOCOL2_ADDR 0x39
#define PROTOCOL1_ADDR 0x3A
#define PROTOCOL0_ADDR 0x3B
#define FIFO_CONFIG3_ADDR 0x3C
#define FIFO_CONFIG2_ADDR 0x3D
#define FIFO_CONFIG1_ADDR 0x3E
#define FIFO_CONFIG0_ADDR 0x3F
#define PCKT_FLT_OPTIONS_ADDR 0x40
#define SOURCE_ADDR_FLT_REGMASK 0x10
#define DEST_VS_BROADCAST_ADDR_REGMASK 0x08
#define DEST_VS_MULTICAST_ADDR_REGMASK 0x04
#define DEST_VS_SOURCE_ADDR_REGMASK 0x02
#define PCKT_FLT_GOALS4_ADDR 0x41
#define PCKT_FLT_GOALS3_ADDR 0x42
#define RX_SOURCE_ADDR_DUAL_SYNC2_REGMASK 0xFF
#define PCKT_FLT_GOALS2_ADDR 0x43
#define BROADCAST_ADDR_DUAL_SYNC1_REGMASK 0xFF
#define PCKT_FLT_GOALS1_ADDR 0x44
#define MULTICAST_ADDR_DUAL_SYNC0_REGMASK 0xFF
#define PCKT_FLT_GOALS0_ADDR 0x45
#define TX_SOURCE_ADDR_REGMASK 0xFF
#define TIMERS5_ADDR 0x46
#define TIMERS4_ADDR 0x47
#define TIMERS3_ADDR 0x48
#define TIMERS2_ADDR 0x49
#define TIMERS1_ADDR 0x4A
#define TIMERS0_ADDR 0x4B
#define CSMA_CONF3_ADDR 0x4C
#define CSMA_CONF2_ADDR 0x4D
#define CSMA_CONF1_ADDR 0x4E
#define CSMA_CONF0_ADDR 0x4F
#define IRQ_MASK3_ADDR 0x50
#define IRQ_MASK2_ADDR 0x51
#define IRQ_MASK1_ADDR 0x52
#define IRQ_MASK0_ADDR 0x53
#define FAST_RX_TIMER_ADDR 0x54
#define PA_POWER8_ADDR 0x5A
#define PA_POWER7_ADDR 0x5B
#define PA_POWER6_ADDR 0x5C
#define PA_POWER5_ADDR 0x5D
#define PA_POWER4_ADDR 0x5E
#define PA_POWER3_ADDR 0x5F
#define PA_POWER2_ADDR 0x60
#define PA_POWER1_ADDR 0x61
#define PA_POWER0_ADDR 0x62
#define PA_CONFIG1_ADDR 0x63
#define PA_CONFIG0_ADDR 0x64
#define SYNTH_CONFIG2_ADDR 0x65
#define VCO_CONFIG_ADDR 0x68
#define VCO_CALIBR_IN2_ADDR 0x69
#define VCO_CALIBR_IN1_ADDR 0x6A
#define VCO_CALIBR_IN0_ADDR 0x6B
#define XO_RCO_CONF1_ADDR 0x6C
#define XO_RCO_CONF0_ADDR 0x6D
#define RCO_CALIBR_CONF3_ADDR 0x6E
#define RCO_CALIBR_CONF2_ADDR 0x6F
#define PM_CONF4_ADDR 0x75
#define PM_CONF3_ADDR 0x76
#define PM_CONF2_ADDR 0x77
#define PM_CONF1_ADDR 0x78
#define PM_CONF0_ADDR 0x79
#define MC_STATE1_ADDR 0x8D
#define MC_STATE0_ADDR 0x8E
#define TX_FIFO_STATUS_ADDR 0x8F
#define RX_FIFO_STATUS_ADDR 0x90
#define RCO_CALIBR_OUT4_ADDR 0x94
#define RCO_CALIBR_OUT3_ADDR 0x95
#define VCO_CALIBR_OUT1_ADDR 0x99
#define VCO_CALIBR_OUT0_ADDR 0x9A
#define TX_PCKT_INFO_ADDR 0x9C
#define RX_PCKT_INFO_ADDR 0x9D
#define AFC_CORR_ADDR 0x9E
#define LINK_QUALIF2_ADDR 0x9F
#define LINK_QUALIF1_ADDR 0xA0
#define RSSI_LEVEL_ADDR 0xA2
#define RX_PCKT_LEN1_ADDR 0xA4
#define RX_PCKT_LEN0_ADDR 0xA5
#define CRC_FIELD3_ADDR 0xA6
#define CRC_FIELD2_ADDR 0xA7
#define CRC_FIELD1_ADDR 0xA8
#define CRC_FIELD0_ADDR 0xA9
#define RX_ADDRE_FIELD1_ADDR 0xAA
#define RX_ADDRE_FIELD1_REGMASK 0xFF
#define RX_ADDRE_FIELD0_ADDR 0xAB
#define RX_ADDRE_FIELD0_REGMASK 0xFF
#define RSSI_LEVEL_RUN_ADDR 0xEF
#define DEVICE_INFO1_ADDR 0xF0
#define DEVICE_INFO0_ADDR 0xF1
#define IRQ_STATUS3_ADDR 0xFA
#define IRQ_STATUS2_ADDR 0xFB
#define IRQ_STATUS1_ADDR 0xFC
#define IRQ_STATUS0_ADDR 0xFD
#define FIFO_ADDR 0xFF

/* S2-LP Commands, see datasheet "6.1 Command list" - Table 49 */
#define CMD_TX							0x60
#define CMD_RX							0x61
#define CMD_READY						0x62
#define CMD_STANDBY						0x63
#define CMD_SLEEP						0x64
#define CMD_LOCKRX						0x65
#define CMD_LOCKTX						0x66
#define CMD_SABORT						0x67
#define CMD_LDC_RELOAD					0x68
#define CMD_SRES    					0x70
#define CMD_FLUSHRXFIFO					0x71
#define CMD_FLUSHTXFIFO					0x72
#define CMD_SEQUENCE_UPDATE				0x72
