[Inputs]
myin
clk
[Outputs]
myout
[BiDir]
[ATTRIBUTES]
VeriModel negedge_catcher

