==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2116 ; free virtual = 9607
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2116 ; free virtual = 9607
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2114 ; free virtual = 9607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2114 ; free virtual = 9607
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2114 ; free virtual = 9606
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2113 ; free virtual = 9606
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div10' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-70] Cannot meet target clock period in 'mul' operation ('mul', test.cpp:46) (combination delay: 8.517 ns) to honor Latency constraint (Latency=1) in region 'div10'.
WARNING: [SCHED 204-21] Estimated clock period (14.1711ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('mul', test.cpp:46) (8.52 ns)
	'sub' operation ('neg_mul', test.cpp:46) (2.94 ns)
	'select' operation ('tmp_3', test.cpp:46) (0 ns)
	'sub' operation ('neg_ti', test.cpp:46) (1.95 ns)
	'select' operation ('tmp', test.cpp:46) (0.764 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.18 seconds; current allocated memory: 71.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 71.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div10/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div10' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div10_mul_64s_66ns_129_2_1' to 'div10_mul_64s_66nbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div10_mul_64s_66nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div10'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 71.724 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'div10_mul_64s_66nbkb_Mul2S_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 500.602 ; gain = 128.000 ; free physical = 2114 ; free virtual = 9609
INFO: [SYSC 207-301] Generating SystemC RTL for div10.
INFO: [VHDL 208-304] Generating VHDL RTL for div10.
INFO: [VLOG 209-307] Generating Verilog RTL for div10.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_int_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_int_div/div11'.
INFO: [HLS 200-10] Cleaning up the solution database.
