<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="binary_4_bit_to_7_segment_1_digit.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="binary_4_bit_to_7_segment_1_digit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="binary_4_bit_to_7_segment_1_digit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="binary_4_bit_to_7_segment_1_digit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="binary_4_bit_to_7_segment_1_digit.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="binary_4_bit_to_7_segment_1_digit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="binary_4_bit_to_7_segment_1_digit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="binary_4_bit_to_7_segment_1_digit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="binary_4_bit_to_7_segment_1_digit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="binary_4_bit_to_7_segment_1_digit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="binary_4_bit_to_7_segment_1_digit.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="binary_4_bit_to_7_segment_1_digit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="binary_4_bit_to_7_segment_1_digit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binary_4_bit_to_7_segment_1_digit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="binary_4_bit_to_7_segment_1_digit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="binary_4_bit_to_7_segment_1_digit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="binary_4_bit_to_7_segment_1_digit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="binary_4_bit_to_7_segment_1_digit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1696672820" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1696672820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:in_ck="-1467064487065342388" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9203069432300247186" xil_pn:start_ts="1696672820">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.vf"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7595680286905264603" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2250072336464668368" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672821" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1316959614969876177" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672830" xil_pn:in_ck="-2839417722897366582" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3407960006751690451" xil_pn:start_ts="1696672821">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.jhd"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.lso"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngc"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngr"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.prj"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.stx"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.syr"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.xst"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1696672830" xil_pn:in_ck="-1467064487065340212" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2142122023701402046" xil_pn:start_ts="1696672830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1696672836" xil_pn:in_ck="-6559615506500760558" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9045000303493476582" xil_pn:start_ts="1696672830">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.bld"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ngd"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1696672844" xil_pn:in_ck="7879704631388420275" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1696672836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.pcf"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.map"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.mrp"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.ncd"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.ngm"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_map.xrpt"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_summary.xml"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1696672857" xil_pn:in_ck="-6350568686273879956" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1696672844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ncd"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.pad"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.par"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ptwx"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.unroutes"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.xpi"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_pad.csv"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_pad.txt"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1696672866" xil_pn:in_ck="-1467064487065347837" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1696672857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.bgn"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.bit"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.drc"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1696672857" xil_pn:in_ck="1904086022100366767" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1696672852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.twr"/>
      <outfile xil_pn:name="binary_4_bit_to_7_segment_1_digit.twx"/>
    </transform>
  </transforms>

</generated_project>
