
led.elf：     文件格式 elf32-littlearm


Disassembly of section .text:

87800000 <_start>:
87800000:	e59f0068 	ldr	r0, [pc, #104]	; 87800070 <loop+0x4>
87800004:	e3e01000 	mvn	r1, #0
87800008:	e5801000 	str	r1, [r0]
8780000c:	e59f0060 	ldr	r0, [pc, #96]	; 87800074 <loop+0x8>
87800010:	e5801000 	str	r1, [r0]
87800014:	e59f005c 	ldr	r0, [pc, #92]	; 87800078 <loop+0xc>
87800018:	e5801000 	str	r1, [r0]
8780001c:	e59f0058 	ldr	r0, [pc, #88]	; 8780007c <loop+0x10>
87800020:	e5801000 	str	r1, [r0]
87800024:	e59f0054 	ldr	r0, [pc, #84]	; 87800080 <loop+0x14>
87800028:	e5801000 	str	r1, [r0]
8780002c:	e59f0050 	ldr	r0, [pc, #80]	; 87800084 <loop+0x18>
87800030:	e5801000 	str	r1, [r0]
87800034:	e59f004c 	ldr	r0, [pc, #76]	; 87800088 <loop+0x1c>
87800038:	e5801000 	str	r1, [r0]
8780003c:	e59f0048 	ldr	r0, [pc, #72]	; 8780008c <loop+0x20>
87800040:	e3a01005 	mov	r1, #5
87800044:	e5801000 	str	r1, [r0]
87800048:	e59f0040 	ldr	r0, [pc, #64]	; 87800090 <loop+0x24>
8780004c:	e59f1040 	ldr	r1, [pc, #64]	; 87800094 <loop+0x28>
87800050:	e5801000 	str	r1, [r0]
87800054:	e59f003c 	ldr	r0, [pc, #60]	; 87800098 <loop+0x2c>
87800058:	e3a01008 	mov	r1, #8
8780005c:	e5801000 	str	r1, [r0]
87800060:	e59f0034 	ldr	r0, [pc, #52]	; 8780009c <loop+0x30>
87800064:	e3a01000 	mov	r1, #0
87800068:	e5801000 	str	r1, [r0]

8780006c <loop>:
8780006c:	eafffffe 	b	8780006c <loop>
87800070:	020c4068 	andeq	r4, ip, #104	; 0x68
87800074:	020c405c 	andeq	r4, ip, #92	; 0x5c
87800078:	020c4070 	andeq	r4, ip, #112	; 0x70
8780007c:	020c4074 	andeq	r4, ip, #116	; 0x74
87800080:	020c4078 	andeq	r4, ip, #120	; 0x78
87800084:	020c407c 	andeq	r4, ip, #124	; 0x7c
87800088:	020c4080 	andeq	r4, ip, #128	; 0x80
8780008c:	020e0068 	andeq	r0, lr, #104	; 0x68
87800090:	020e02f4 	andeq	r0, lr, #244, 4	; 0x4000000f
87800094:	000010b0 	strheq	r1, [r0], -r0
87800098:	0209c004 	andeq	ip, r9, #4
8780009c:	0209c000 	andeq	ip, r9, #0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00001c41 	andeq	r1, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000012 	andeq	r0, r0, r2, lsl r0
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	地址 0x000000000000001c 越界。


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	87800000 	strhi	r0, [r0, r0]
  14:	000000a0 	andeq	r0, r0, r0, lsr #1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000021 	andeq	r0, r0, r1, lsr #32
   4:	04010005 	streq	r0, [r1], #-5
   8:	00000000 	andeq	r0, r0, r0
   c:	00000001 	andeq	r0, r0, r1
  10:	80000000 	andhi	r0, r0, r0
  14:	0001a087 	andeq	sl, r1, r7, lsl #1
  18:	06000000 	streq	r0, [r0], -r0
  1c:	21000000 	mrscs	r0, (UNDEF: 0)
  20:	01000000 	mrseq	r0, (UNDEF: 0)
  24:	地址 0x0000000000000024 越界。


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011117 	andne	r1, r1, #-1073741819	; 0xc0000005
   8:	1b0e030f 	blne	380c4c <_start-0x8747f3b4>
   c:	130e250e 	movwne	r2, #58638	; 0xe50e
  10:	00000005 	andeq	r0, r0, r5

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000068 	andeq	r0, r0, r8, rrx
   4:	00040005 	andeq	r0, r4, r5
   8:	0000002a 	andeq	r0, r0, sl, lsr #32
   c:	fb010102 	blx	4041e <_start-0x877bfbe2>
  10:	01000d0e 	tsteq	r0, lr, lsl #26
  14:	00010101 	andeq	r0, r1, r1, lsl #2
  18:	00010000 	andeq	r0, r1, r0
  1c:	01010100 	mrseq	r0, (UNDEF: 17)
  20:	0000011f 	andeq	r0, r0, pc, lsl r1
  24:	01020000 	mrseq	r0, (UNDEF: 2)
  28:	020f021f 	andeq	r0, pc, #-268435455	; 0xf0000001
  2c:	0000001b 	andeq	r0, r0, fp, lsl r0
  30:	00001b00 	andeq	r1, r0, r0, lsl #22
  34:	05000000 	streq	r0, [r0, #-0]
  38:	80000002 	andhi	r0, r0, r2
  3c:	2f2f1687 	svccs	0x002f1687
  40:	2f302f30 	svccs	0x00302f30
  44:	2f302f30 	svccs	0x00302f30
  48:	2f302f30 	svccs	0x00302f30
  4c:	302f2f30 	eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>
  50:	2f302f2f 	svccs	0x00302f2f
  54:	2f2f302f 	svccs	0x002f302f
  58:	2e590331 	mrccs	3, 2, r0, cr9, cr1, {1}
  5c:	31313132 	teqcc	r1, r2, lsr r1
  60:	32313131 	eorscc	r3, r1, #1073741836	; 0x4000000c
  64:	0232312f 	eorseq	r3, r2, #-1073741813	; 0xc000000b
  68:	01010002 	tsteq	r1, r2

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	2e64656c 	cdpcs	5, 6, cr6, cr4, cr12, {3}
   4:	682f0073 	stmdavs	pc!, {r0, r1, r4, r5, r6}	; <UNPREDICTABLE>
   8:	2f656d6f 	svccs	0x00656d6f
   c:	7372616d 	cmnvc	r2, #1073741851	; 0x4000001b
  10:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
  14:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  18:	5f312f64 	svcpl	0x00312f64
  1c:	7373656c 	cmnvc	r3, #108, 10	; 0x1b000000
  20:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
  24:	20534120 	subscs	r4, r3, r0, lsr #2
  28:	38332e32 	ldmdacc	r3!, {r1, r4, r5, r9, sl, fp, sp}
	...

Disassembly of section .debug_line_str:

00000000 <.debug_line_str>:
   0:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffff4c <__bss_end__+0x787efeac>
   4:	616d2f65 	cmnvs	sp, r5, ror #30
   8:	652f7372 	strvs	r7, [pc, #-882]!	; fffffc9e <__bss_end__+0x787efbfe>
   c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  10:	2f646564 	svccs	0x00646564
  14:	656c5f31 	strbvs	r5, [ip, #-3889]!	; 0xfffff0cf
  18:	6c007373 	stcvs	3, cr7, [r0], {115}	; 0x73
  1c:	732e6465 			; <UNDEFINED> instruction: 0x732e6465
	...
