#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep 10 13:48:50 2025
# Process ID: 39908
# Current directory: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent40820 C:\Users\ShoudongLUO\Desktop\RISCV\TinyRiscV_My\Tiny_A7\Tiny_FPGA\Tiny_FPGA.xpr
# Log file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/vivado.log
# Journal file: C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA\vivado.jou
# Running On: DESKTOP-98PI6EB, OS: Windows, CPU Frequency: 2112 MHz, CPU Physical cores: 16, Host memory: 34013 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.xpr
update_compile_order -fileset sources_1
launch_simulation
source tinyriscv_soc_tb.tcl
run all
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
run all
relaunch_sim
relaunch_sim
run all
run all
relaunch_sim
run all
run all
relaunch_sim
run all
relaunch_sim
run all
run all
run all
file mkdir C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new
close [ open C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v w ]
add_files C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sources_1/new/FPGA_TEST.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source tinyriscv_soc_tb.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v w ]
add_files -fileset sim_1 C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.srcs/sim_1/new/test_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_fpga_sipo_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
source tb_fpga_sipo_test.tcl
run all
relaunch_sim
run all
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
launch_runs impl_1 -jobs 12
wait_on_run impl_1
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/debug_nets.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_design synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
relaunch_sim
relaunch_sim
run all
relaunch_sim
run all
refresh_design
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
reset_run impl_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 2 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {expected_data} {parallel_data_out} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn} {tinyriscv_soc_top_0/spi_0/dbg_spi_miso} {tinyriscv_soc_top_0/spi_0/dbg_spi_mosi} {tinyriscv_soc_top_0/spi_0/dbg_spi_sck} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
refresh_design
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*adc_data_1*" ]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG ]]
connect_debug_port u_ila_1/clk [get_nets [list clk_125m_IBUF_BUFG ]]
set_property port_width 24 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {tinyriscv_soc_top_0/adc_data_1[0]} {tinyriscv_soc_top_0/adc_data_1[1]} {tinyriscv_soc_top_0/adc_data_1[2]} {tinyriscv_soc_top_0/adc_data_1[3]} {tinyriscv_soc_top_0/adc_data_1[4]} {tinyriscv_soc_top_0/adc_data_1[5]} {tinyriscv_soc_top_0/adc_data_1[6]} {tinyriscv_soc_top_0/adc_data_1[7]} {tinyriscv_soc_top_0/adc_data_1[8]} {tinyriscv_soc_top_0/adc_data_1[9]} {tinyriscv_soc_top_0/adc_data_1[10]} {tinyriscv_soc_top_0/adc_data_1[11]} {tinyriscv_soc_top_0/adc_data_1[12]} {tinyriscv_soc_top_0/adc_data_1[13]} {tinyriscv_soc_top_0/adc_data_1[14]} {tinyriscv_soc_top_0/adc_data_1[15]} {tinyriscv_soc_top_0/adc_data_1[16]} {tinyriscv_soc_top_0/adc_data_1[17]} {tinyriscv_soc_top_0/adc_data_1[18]} {tinyriscv_soc_top_0/adc_data_1[19]} {tinyriscv_soc_top_0/adc_data_1[20]} {tinyriscv_soc_top_0/adc_data_1[21]} {tinyriscv_soc_top_0/adc_data_1[22]} {tinyriscv_soc_top_0/adc_data_1[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {parallel_data_out[0]} {parallel_data_out[1]} {parallel_data_out[2]} {parallel_data_out[3]} {parallel_data_out[4]} {parallel_data_out[5]} {parallel_data_out[6]} {parallel_data_out[7]} {parallel_data_out[8]} {parallel_data_out[9]} {parallel_data_out[10]} {parallel_data_out[11]} {parallel_data_out[12]} {parallel_data_out[13]} {parallel_data_out[14]} {parallel_data_out[15]} {parallel_data_out[16]} {parallel_data_out[17]} {parallel_data_out[18]} {parallel_data_out[19]} {parallel_data_out[20]} {parallel_data_out[21]} {parallel_data_out[22]} {parallel_data_out[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 24 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {expected_data[0]} {expected_data[1]} {expected_data[2]} {expected_data[3]} {expected_data[4]} {expected_data[5]} {expected_data[6]} {expected_data[7]} {expected_data[8]} {expected_data[9]} {expected_data[10]} {expected_data[11]} {expected_data[12]} {expected_data[13]} {expected_data[14]} {expected_data[15]} {expected_data[16]} {expected_data[17]} {expected_data[18]} {expected_data[19]} {expected_data[20]} {expected_data[21]} {expected_data[22]} {expected_data[23]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/baseline_rib_data[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/adc_noise[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cal_adc_value[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/fifo_data_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[0]} {tinyriscv_soc_top_0/spi_0/dbg_spi_csn[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list tinyriscv_soc_top_0/u_ADC_UDP_top_inst/cfg_udp_tx_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list tinyriscv_soc_top_0/u_ADC_UDP_top_inst/ctrl_udp_tx_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list tinyriscv_soc_top_0/data_ready_out_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_miso ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_mosi ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list tinyriscv_soc_top_0/spi_0/dbg_spi_sck ]]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[0]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[1]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[2]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[3]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[4]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[5]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[6]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[7]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[8]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[9]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[10]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[11]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[12]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[13]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[14]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[15]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[16]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[17]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[18]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[19]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[20]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[21]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[22]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[23]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[24]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[25]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[26]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[27]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[28]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[29]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[30]} {tinyriscv_soc_top_0/u_ADC_UDP_top_inst/udp_tx_data[31]} ]]
save_constraints
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.runs/impl_1/fpga_sipo_test.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {mt25ql128-spi-x1_x2_x4}] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_1"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {tinyriscv_soc_top_0/adc_data_1} {tinyriscv_soc_top_0/data_ready_out_1} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Users/ShoudongLUO/Desktop/RISCV/TinyRiscV_My/Tiny_A7/Tiny_FPGA/Tiny_FPGA.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
close_hw_manager
relaunch_sim
relaunch_sim
