#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 14 13:24:57 2022
# Process ID: 24052
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Lab6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent368 C:\Users\jones\Desktop\EE316-Lab6\Lab6\Lab6.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Lab6/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Lab6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_bram:1.0 vga_bram_0
endgroup
ipx::edit_ip_in_project -upgrade true -name vga_bram_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/vga_bram_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/component.xml
update_compile_order -fileset sources_1
current_project Lab6
delete_bd_objs [get_bd_cells vga_bram_0]
current_project vga_bram_v1_0_project
add_files -norecurse -copy_to c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/src C:/Users/jones/Desktop/FPGAFlashController/FPGA_NAND_Controller/FPGA_NAND_Controller.srcs/sources_1/new/bram.vhd
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0/src C:/Users/jones/Downloads/fpga_vhdl_src/fpga_vhdl_src/ch12/list_ch12_01_vga_sync.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project Lab6
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
update_compile_order -fileset sources_1
current_project Lab6
ipx::edit_ip_in_project -upgrade true -name keyboard_subordinate_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/keyboard_subordinate_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/keyboard_subordinate_1.0/component.xml
update_compile_order -fileset sources_1
current_project Lab6
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
current_project keyboard_subordinate_v1_0_project
current_project videomemlab_master_v1_0_project
close_project
close_project
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/vga_bram_1.0
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:vga_bram:1.0 vga_bram_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (50 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_out1 (100 MHz)} Master {/videomemlab_master_0/M00_AXI} Slave {/vga_bram_0/S00_AXI} intc_ip {/videomemlab_master_0_axi_periph} master_apm {0}}  [get_bd_intf_pins vga_bram_0/S00_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins vga_bram_0/I_CLK_50]
startgroup
make_bd_pins_external  [get_bd_pins vga_bram_0/g] [get_bd_pins vga_bram_0/r] [get_bd_pins vga_bram_0/vsync] [get_bd_pins vga_bram_0/hsync] [get_bd_pins vga_bram_0/b]
endgroup
save_bd_design
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins keyboard_subordinate_0/s00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins videomemlab_master_0_axi_periph/M01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins videomemlab_master_0/m00_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins rst_clk_wiz_0_50M/slowest_sync_clk]
endgroup
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins vga_bram_0/I_CLK_50]
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name videomemlab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.tmp/videomemlab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/jones/Desktop/EE316-Lab6/ip_repo/videomemlab_master_1.0
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:videomemlab_master:1.0 [get_ips  design_1_videomemlab_master_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_videomemlab_master_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_keyboard_subordinate_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_50M_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_videomemlab_master_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_keyboard_subordinate_0_0_synth_1 design_1_rst_clk_wiz_0_100M_0_synth_1 design_1_xbar_0_synth_1 design_1_vga_bram_0_0_synth_1 design_1_rst_clk_wiz_0_50M_0_synth_1}
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
validate_bd_design -force
report_ip_status -name ip_status 
regenerate_bd_layout
reset_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_videomemlab_master_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_keyboard_subordinate_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_vga_bram_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_0_50M_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_videomemlab_master_0_0_synth_1 design_1_keyboard_subordinate_0_0_synth_1 design_1_vga_bram_0_0_synth_1}
export_simulation -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/EE316-Lab6/Lab6/Lab6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
