

================================================================
== Vitis HLS Report for 'inner_layer_1'
================================================================
* Date:           Tue Oct 29 15:19:13 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.215 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |    max   |    min    |    max    |  min |    max   |   Type  |
    +---------+----------+-----------+-----------+------+----------+---------+
    |     4164|  12586884|  41.640 us|  0.126 sec|  4164|  12586884|       no|
    +---------+----------+-----------+-----------+------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |                  |  Latency (cycles)  |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |    max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+
        |- NEURONS_LOOP_1  |     4032|  12586752|  63 ~ 196668|          -|          -|    64|        no|
        +------------------+---------+----------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 11 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%neuron_index = alloca i32 1"   --->   Operation 12 'alloca' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc = alloca i64 1"   --->   Operation 13 'alloca' 'membrane_leak_accumulator_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 128, i8 %neuron_index" [src/RNI.cpp:85]   --->   Operation 14 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln85 = br void %WEIGHTS_LOOP_1" [src/RNI.cpp:85]   --->   Operation 15 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%neuron_index_5 = load i8 %neuron_index"   --->   Operation 16 'load' 'neuron_index_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_eq  i8 %neuron_index_5, i8 192" [src/RNI.cpp:85]   --->   Operation 17 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %WEIGHTS_LOOP_1.split, void %for.inc.i291.preheader" [src/RNI.cpp:85]   --->   Operation 18 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i8 %neuron_index_5" [src/RNI.cpp:85]   --->   Operation 19 'zext' 'zext_ln85' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i16 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln85" [src/RNI.cpp:85]   --->   Operation 20 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln85)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 21 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln85)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 22 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 23 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_3 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln186 = call void @inner_layer_1_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 24 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln186 = call void @inner_layer_1_Pipeline_NEURON_LEAK_LOOP, i16 %NEURONS_MEMBRANE_load, i16 %membrane_leak_accumulator_loc, i32 %f_x_msb_4_table, i16 %f_x_msb_5_table, i51 %f_x_msb_3_table, i64 %f_x_msb_2_table, i68 %exp_x_msb_1_table" [src/RNI.cpp:186->src/RNI.cpp:87]   --->   Operation 25 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_loc_load = load i16 %membrane_leak_accumulator_loc"   --->   Operation 26 'load' 'membrane_leak_accumulator_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (3.25ns)   --->   "%store_ln188 = store i16 %membrane_leak_accumulator_loc_load, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:188->src/RNI.cpp:87]   --->   Operation 27 'store' 'store_ln188' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %zext_ln85" [src/RNI.cpp:88]   --->   Operation 28 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [2/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:88]   --->   Operation 29 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_5 : Operation 30 [1/1] (1.91ns)   --->   "%add_i_i162 = add i8 %neuron_index_5, i8 1"   --->   Operation 30 'add' 'add_i_i162' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%conv_i139 = zext i8 %add_i_i162"   --->   Operation 31 'zext' 'conv_i139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_5 = getelementptr i14 %WEIGHTS_INDEX, i64 0, i64 %conv_i139"   --->   Operation 32 'getelementptr' 'WEIGHTS_INDEX_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_5"   --->   Operation 33 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>

State 6 <SV = 5> <Delay = 4.84>
ST_6 : Operation 34 [1/2] (3.25ns)   --->   "%weight_index = load i8 %WEIGHTS_INDEX_addr" [src/RNI.cpp:88]   --->   Operation 34 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_6 : Operation 35 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i8 %WEIGHTS_INDEX_addr_5"   --->   Operation 35 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 245> <ROM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i14 %weight_index" [src/RNI.cpp:88]   --->   Operation 36 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (1.58ns)   --->   "%call_ln88 = call void @inner_layer_1_Pipeline_WEIGHTS_LOOP_1, i14 %weight_index, i8 %neuron_index_5, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln88, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:88]   --->   Operation 37 'call' 'call_ln88' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln88 = call void @inner_layer_1_Pipeline_WEIGHTS_LOOP_1, i14 %weight_index, i8 %neuron_index_5, i14 %WEIGHTS_INDEX_load, i8 %trunc_ln88, i1 %NEURONS_STATE, i8 %WEIGHTS, i16 %NEURONS_MEMBRANE" [src/RNI.cpp:88]   --->   Operation 38 'call' 'call_ln88' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 39 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:194->src/RNI.cpp:101]   --->   Operation 39 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>

State 9 <SV = 8> <Delay = 5.07>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/RNI.cpp:85]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/RNI.cpp:85]   --->   Operation 41 'specloopname' 'specloopname_ln85' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_3 = load i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:194->src/RNI.cpp:101]   --->   Operation 42 'load' 'NEURONS_MEMBRANE_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %NEURONS_MEMBRANE_load_3, i32 7, i32 15" [src/RNI.cpp:194->src/RNI.cpp:101]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (1.82ns)   --->   "%icmp_ln194 = icmp_sgt  i9 %tmp, i9 0" [src/RNI.cpp:194->src/RNI.cpp:101]   --->   Operation 44 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit, void %if.then.i" [src/RNI.cpp:194->src/RNI.cpp:101]   --->   Operation 45 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln85" [src/RNI.cpp:196->src/RNI.cpp:101]   --->   Operation 46 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln196 = store i1 1, i8 %NEURONS_STATE_addr" [src/RNI.cpp:196->src/RNI.cpp:101]   --->   Operation 47 'store' 'store_ln196' <Predicate = (icmp_ln194)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 244> <RAM>
ST_10 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln197 = store i16 0, i8 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:197->src/RNI.cpp:101]   --->   Operation 48 'store' 'store_ln197' <Predicate = (icmp_ln194)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 244> <RAM>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln198 = br void %_Z34update_neuron_state_reset_membrane6ap_intILi16EES0_.exit" [src/RNI.cpp:198->src/RNI.cpp:101]   --->   Operation 49 'br' 'br_ln198' <Predicate = (icmp_ln194)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln85 = store i8 %add_i_i162, i8 %neuron_index" [src/RNI.cpp:85]   --->   Operation 50 'store' 'store_ln85' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln85 = br void %WEIGHTS_LOOP_1" [src/RNI.cpp:85]   --->   Operation 51 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @inner_layer_1_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln104 = ret" [src/RNI.cpp:104]   --->   Operation 53 'ret' 'ret_ln104' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [10]  (0.000 ns)
	'store' operation ('store_ln85', src/RNI.cpp:85) of constant 128 on local variable 'neuron_index' [12]  (1.588 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('neuron_index') on local variable 'neuron_index' [15]  (0.000 ns)
	'getelementptr' operation ('NEURONS_MEMBRANE_addr', src/RNI.cpp:85) [22]  (0.000 ns)
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:186->src/RNI.cpp:87) on array 'NEURONS_MEMBRANE' [23]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:186->src/RNI.cpp:87) on array 'NEURONS_MEMBRANE' [23]  (3.254 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_i_i162') [29]  (1.915 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_5') [31]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load') on array 'WEIGHTS_INDEX' [32]  (3.254 ns)

 <State 6>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:88) on array 'WEIGHTS_INDEX' [28]  (3.254 ns)
	'call' operation ('call_ln88', src/RNI.cpp:88) to 'inner_layer_1_Pipeline_WEIGHTS_LOOP_1' [34]  (1.588 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_3', src/RNI.cpp:194->src/RNI.cpp:101) on array 'NEURONS_MEMBRANE' [35]  (3.254 ns)

 <State 9>: 5.077ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_3', src/RNI.cpp:194->src/RNI.cpp:101) on array 'NEURONS_MEMBRANE' [35]  (3.254 ns)
	'icmp' operation ('icmp_ln194', src/RNI.cpp:194->src/RNI.cpp:101) [37]  (1.823 ns)

 <State 10>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln197', src/RNI.cpp:197->src/RNI.cpp:101) of constant 0 on array 'NEURONS_MEMBRANE' [42]  (3.254 ns)

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
