INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:49:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 buffer67/outs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer129/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 0.818ns (15.454%)  route 4.475ns (84.546%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2492, unset)         0.508     0.508    buffer67/clk
                         FDRE                                         r  buffer67/outs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer67/outs_reg[0]/Q
                         net (fo=46, unplaced)        0.468     1.202    buffer69/fifo/buffer67_outs
                         LUT3 (Prop_lut3_I0_O)        0.119     1.321 f  buffer69/fifo/transmitValue_i_8__5/O
                         net (fo=4, unplaced)         0.401     1.722    buffer78/fifo/transmitValue_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.043     1.765 f  buffer78/fifo/transmitValue_i_2__83/O
                         net (fo=9, unplaced)         0.285     2.050    buffer74/control/dataReg_reg[0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.093 f  buffer74/control/fullReg_i_3__21/O
                         net (fo=14, unplaced)        0.273     2.366    control_merge5/tehb/control/dataReg_reg[0]_4
                         LUT4 (Prop_lut4_I1_O)        0.043     2.409 f  control_merge5/tehb/control/transmitValue_i_3__30/O
                         net (fo=16, unplaced)        0.298     2.707    control_merge6/tehb/control/transmitValue_reg_15
                         LUT5 (Prop_lut5_I1_O)        0.043     2.750 r  control_merge6/tehb/control/fullReg_i_3__20/O
                         net (fo=16, unplaced)        0.298     3.048    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I3_O)        0.043     3.091 r  control_merge6/fork_valid/generateBlocks[1].regblock/D_loadEn_INST_0_i_6/O
                         net (fo=2, unplaced)         0.388     3.479    control_merge7/fork_valid/generateBlocks[1].regblock/D_loadEn_INST_0_i_4
                         LUT6 (Prop_lut6_I2_O)        0.043     3.522 f  control_merge7/fork_valid/generateBlocks[1].regblock/D_loadEn_INST_0_i_5/O
                         net (fo=2, unplaced)         0.255     3.777    buffer157/fifo/join_inputs/transmitValue_i_2__4_0
                         LUT6 (Prop_lut6_I3_O)        0.043     3.820 f  buffer157/fifo/join_inputs/transmitValue_i_3/O
                         net (fo=1, unplaced)         0.244     4.064    buffer154/fifo/shli20_result_ready
                         LUT5 (Prop_lut5_I4_O)        0.043     4.107 f  buffer154/fifo/join_inputs/transmitValue_i_2__4/O
                         net (fo=12, unplaced)        0.292     4.399    fork56/control/generateBlocks[4].regblock/buffer155_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     4.442 r  fork56/control/generateBlocks[4].regblock/transmitValue_i_8__0/O
                         net (fo=1, unplaced)         0.705     5.147    fork56/control/generateBlocks[4].regblock/transmitValue_i_8__0_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043     5.190 r  fork56/control/generateBlocks[4].regblock/transmitValue_i_3__6/O
                         net (fo=13, unplaced)        0.294     5.484    buffer129/control/anyBlockStop
                         LUT6 (Prop_lut6_I4_O)        0.043     5.527 r  buffer129/control/dataReg[4]_i_1__8/O
                         net (fo=5, unplaced)         0.274     5.801    buffer129/regEnable
                         FDRE                                         r  buffer129/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2492, unset)         0.483     6.683    buffer129/clk
                         FDRE                                         r  buffer129/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.455    buffer129/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  0.654    




