// Seed: 374541840
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    module_0,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  input wire id_23;
  output wire id_22;
  inout tri id_21;
  output wire id_20;
  input logic [7:0] id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  assign module_1._id_2 = 0;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  inout uwire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5  = id_19[-1 :-1];
  assign id_21 = 1;
  assign id_12 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd49,
    parameter id_2 = 32'd10,
    parameter id_5 = 32'd28
) (
    output tri1 id_0,
    input tri _id_1,
    output supply1 _id_2,
    output wire id_3
);
  logic _id_5[{ "" {  id_1  }  } : id_2];
  ;
  logic [7:0][id_5 : -1] id_6;
  wire ['b0 : 1] id_7;
  assign id_0 = id_5;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign id_0 = -1;
endmodule
