Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Dec 05 03:41:55 2017
| Host         : ECE419-1WCVM02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clkdiv/sclk_reg/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: display/Cnt_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[2]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[3]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[4]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[5]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[6]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[7]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[8]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: keyPad/nolabel_line36/pulseGenerator/counter/count_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 97 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.207        0.000                      0                   31        0.316        0.000                      0                   31        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.207        0.000                      0                   31        0.316        0.000                      0                   31        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.828ns (22.012%)  route 2.934ns (77.988%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.280     8.866    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     8.990 r  clkdiv/q[10]_i_1/O
                         net (fo=1, routed)           0.000     8.990    clkdiv/q_0[10]
    SLICE_X53Y97         FDRE                                         r  clkdiv/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.928    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clkdiv/q_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)        0.029    15.197    clkdiv/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 0.856ns (22.589%)  route 2.934ns (77.411%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.280     8.866    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.152     9.018 r  clkdiv/q[13]_i_1/O
                         net (fo=1, routed)           0.000     9.018    clkdiv/q_0[13]
    SLICE_X53Y97         FDRE                                         r  clkdiv/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.928    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y97         FDRE                                         r  clkdiv/q_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDRE (Setup_fdre_C_D)        0.075    15.243    clkdiv/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -9.018    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.225ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 2.223ns (61.212%)  route 1.409ns (38.788%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.625     5.228    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clkdiv/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clkdiv/q_reg[2]/Q
                         net (fo=2, routed)           0.602     6.286    clkdiv/q[2]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.960 r  clkdiv/q_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    clkdiv/q_reg[4]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.074 r  clkdiv/q_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.074    clkdiv/q_reg[8]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.188 r  clkdiv/q_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.188    clkdiv/q_reg[12]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.302 r  clkdiv/q_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.302    clkdiv/q_reg[16]_i_2_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  clkdiv/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.417    clkdiv/q_reg[20]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.751 r  clkdiv/q_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.805     8.556    clkdiv/q_reg[24]_i_2_n_6
    SLICE_X53Y101        LUT4 (Prop_lut4_I3_O)        0.303     8.859 r  clkdiv/q[22]_i_1/O
                         net (fo=1, routed)           0.000     8.859    clkdiv/q_0[22]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.489    14.911    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[22]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.029    15.085    clkdiv/q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  6.225    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.963ns (26.574%)  route 2.661ns (73.426%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  clkdiv/q_reg[16]/Q
                         net (fo=2, routed)           1.064     6.712    clkdiv/q[16]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.296     7.008 r  clkdiv/q[29]_i_9/O
                         net (fo=1, routed)           0.403     7.411    clkdiv/q[29]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          1.193     8.729    clkdiv/q[29]_i_4_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I2_O)        0.124     8.853 r  clkdiv/q[25]_i_1/O
                         net (fo=1, routed)           0.000     8.853    clkdiv/q_0[25]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.489    14.911    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.031    15.087    clkdiv/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.250ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.991ns (27.137%)  route 2.661ns (72.863%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  clkdiv/q_reg[16]/Q
                         net (fo=2, routed)           1.064     6.712    clkdiv/q[16]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.296     7.008 r  clkdiv/q[29]_i_9/O
                         net (fo=1, routed)           0.403     7.411    clkdiv/q[29]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          1.193     8.729    clkdiv/q[29]_i_4_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I2_O)        0.152     8.881 r  clkdiv/q[28]_i_1/O
                         net (fo=1, routed)           0.000     8.881    clkdiv/q_0[28]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.489    14.911    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[28]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.075    15.131    clkdiv/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.250    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.991ns (27.152%)  route 2.659ns (72.848%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.419     5.648 r  clkdiv/q_reg[16]/Q
                         net (fo=2, routed)           1.064     6.712    clkdiv/q[16]
    SLICE_X53Y98         LUT4 (Prop_lut4_I3_O)        0.296     7.008 r  clkdiv/q[29]_i_9/O
                         net (fo=1, routed)           0.403     7.411    clkdiv/q[29]_i_9_n_0
    SLICE_X53Y97         LUT5 (Prop_lut5_I4_O)        0.124     7.535 r  clkdiv/q[29]_i_4/O
                         net (fo=30, routed)          1.191     8.727    clkdiv/q[29]_i_4_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I2_O)        0.152     8.879 r  clkdiv/q[27]_i_1/O
                         net (fo=1, routed)           0.000     8.879    clkdiv/q_0[27]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.489    14.911    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[27]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X53Y101        FDRE (Setup_fdre_C_D)        0.075    15.131    clkdiv/q_reg[27]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.280ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.828ns (22.454%)  route 2.860ns (77.546%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.206     8.792    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.916 r  clkdiv/q[4]_i_1/O
                         net (fo=1, routed)           0.000     8.916    clkdiv/q_0[4]
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.927    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[4]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    15.196    clkdiv/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -8.916    
  -------------------------------------------------------------------
                         slack                                  6.280    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.828ns (22.466%)  route 2.858ns (77.534%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.204     8.790    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     8.914 r  clkdiv/q[7]_i_1/O
                         net (fo=1, routed)           0.000     8.914    clkdiv/q_0[7]
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.927    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[7]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.031    15.198    clkdiv/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.914    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.828ns (22.502%)  route 2.852ns (77.498%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.198     8.784    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y95         LUT4 (Prop_lut4_I0_O)        0.124     8.908 r  clkdiv/q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.908    clkdiv/q_0[2]
    SLICE_X53Y95         FDRE                                         r  clkdiv/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.927    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  clkdiv/q_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y95         FDRE (Setup_fdre_C_D)        0.031    15.198    clkdiv/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.854ns (22.997%)  route 2.860ns (77.003%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.626     5.229    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           1.010     6.695    clkdiv/q[0]
    SLICE_X53Y101        LUT6 (Prop_lut6_I5_O)        0.124     6.819 r  clkdiv/q[29]_i_7/O
                         net (fo=1, routed)           0.644     7.463    clkdiv/q[29]_i_7_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124     7.587 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          1.206     8.792    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.150     8.942 r  clkdiv/q[5]_i_1/O
                         net (fo=1, routed)           0.000     8.942    clkdiv/q_0[5]
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_raw (IN)
                         net (fo=0)                   0.000    10.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.504    14.927    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  clkdiv/q_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.075    15.242    clkdiv/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.269ns (39.139%)  route 0.418ns (60.861%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clkdiv/q_reg[20]/Q
                         net (fo=2, routed)           0.124     1.736    clkdiv/q[20]
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.834 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.294     2.129    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.043     2.172 r  clkdiv/q[29]_i_1/O
                         net (fo=1, routed)           0.000     2.172    clkdiv/q_0[29]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.994    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[29]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.107     1.855    clkdiv/q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.271ns (39.316%)  route 0.418ns (60.684%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clkdiv/q_reg[20]/Q
                         net (fo=2, routed)           0.124     1.736    clkdiv/q[20]
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.834 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.294     2.129    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.174 r  clkdiv/q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.174    clkdiv/q_0[26]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.994    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.092     1.840    clkdiv/q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  clkdiv/q_reg[0]/Q
                         net (fo=3, routed)           0.244     1.870    clkdiv/q[0]
    SLICE_X53Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.915 r  clkdiv/q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.915    clkdiv/q_0[0]
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.092     1.576    clkdiv/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.274ns (38.173%)  route 0.444ns (61.827%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clkdiv/q_reg[20]/Q
                         net (fo=2, routed)           0.124     1.736    clkdiv/q[20]
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.834 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.320     2.154    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.048     2.202 r  clkdiv/q[27]_i_1/O
                         net (fo=1, routed)           0.000     2.202    clkdiv/q_0[27]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.994    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.107     1.855    clkdiv/q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.474ns (67.413%)  route 0.229ns (32.587%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clkdiv/q_reg[19]/Q
                         net (fo=2, routed)           0.069     1.695    clkdiv/q[19]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.855 r  clkdiv/q_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.855    clkdiv/q_reg[20]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.920 r  clkdiv/q_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.159     2.079    clkdiv/q_reg[24]_i_2_n_5
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.108     2.187 r  clkdiv/q[23]_i_1/O
                         net (fo=1, routed)           0.000     2.187    clkdiv/q_0[23]
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.994    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[23]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.091     1.839    clkdiv/q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.271ns (37.914%)  route 0.444ns (62.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.565     1.484    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  clkdiv/q_reg[20]/Q
                         net (fo=2, routed)           0.124     1.736    clkdiv/q[20]
    SLICE_X53Y99         LUT6 (Prop_lut6_I4_O)        0.098     1.834 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.320     2.154    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y101        LUT4 (Prop_lut4_I0_O)        0.045     2.199 r  clkdiv/q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.199    clkdiv/q_0[22]
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.828     1.994    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y101        FDRE                                         r  clkdiv/q_reg[22]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X53Y101        FDRE (Hold_fdre_C_D)         0.091     1.839    clkdiv/q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.317ns (41.482%)  route 0.447ns (58.518%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.478    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clkdiv/q_reg[24]/Q
                         net (fo=2, routed)           0.068     1.674    clkdiv/q[24]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  clkdiv/q[29]_i_6/O
                         net (fo=1, routed)           0.144     1.917    clkdiv/q[29]_i_6_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.236     2.198    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.243 r  clkdiv/q[16]_i_1/O
                         net (fo=1, routed)           0.000     2.243    clkdiv/q_0[16]
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[16]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.107     1.861    clkdiv/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.320ns (41.493%)  route 0.451ns (58.507%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.478    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clkdiv/q_reg[24]/Q
                         net (fo=2, routed)           0.068     1.674    clkdiv/q[24]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  clkdiv/q[29]_i_6/O
                         net (fo=1, routed)           0.144     1.917    clkdiv/q[29]_i_6_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.240     2.202    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.048     2.250 r  clkdiv/q[21]_i_1/O
                         net (fo=1, routed)           0.000     2.250    clkdiv/q_0[21]
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[21]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.107     1.861    clkdiv/q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.321ns (41.515%)  route 0.452ns (58.485%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.478    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clkdiv/q_reg[24]/Q
                         net (fo=2, routed)           0.068     1.674    clkdiv/q[24]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  clkdiv/q[29]_i_6/O
                         net (fo=1, routed)           0.144     1.917    clkdiv/q[29]_i_6_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.241     2.203    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y99         LUT4 (Prop_lut4_I0_O)        0.049     2.252 r  clkdiv/q[20]_i_1/O
                         net (fo=1, routed)           0.000     2.252    clkdiv/q_0[20]
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y99         FDRE                                         r  clkdiv/q_reg[20]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.107     1.861    clkdiv/q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clkdiv/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.317ns (41.482%)  route 0.447ns (58.518%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.559     1.478    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y100        FDRE                                         r  clkdiv/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  clkdiv/q_reg[24]/Q
                         net (fo=2, routed)           0.068     1.674    clkdiv/q[24]
    SLICE_X53Y100        LUT4 (Prop_lut4_I3_O)        0.099     1.773 r  clkdiv/q[29]_i_6/O
                         net (fo=1, routed)           0.144     1.917    clkdiv/q[29]_i_6_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.962 r  clkdiv/q[29]_i_2/O
                         net (fo=30, routed)          0.236     2.198    clkdiv/q[29]_i_2_n_0
    SLICE_X53Y98         LUT4 (Prop_lut4_I0_O)        0.045     2.243 r  clkdiv/q[15]_i_1/O
                         net (fo=1, routed)           0.000     2.243    clkdiv/q_0[15]
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_raw (IN)
                         net (fo=0)                   0.000     0.000    clk_raw
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_raw_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_raw_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_raw_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.835     2.000    clkdiv/clk_raw_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  clkdiv/q_reg[15]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X53Y98         FDRE (Hold_fdre_C_D)         0.092     1.846    clkdiv/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.396    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_raw }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_raw_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clkdiv/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clkdiv/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clkdiv/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clkdiv/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y97    clkdiv/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clkdiv/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clkdiv/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clkdiv/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y98    clkdiv/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clkdiv/q_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y100   clkdiv/q_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y101   clkdiv/q_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y95    clkdiv/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clkdiv/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clkdiv/q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clkdiv/q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clkdiv/q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y97    clkdiv/q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clkdiv/q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clkdiv/q_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clkdiv/q_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y98    clkdiv/q_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y99    clkdiv/q_reg[18]/C



