/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [5:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [22:0] celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[9] ? in_data[92] : in_data[45]);
  assign celloutsig_1_9z = !(celloutsig_1_6z[1] ? celloutsig_1_6z[2] : celloutsig_1_4z);
  assign celloutsig_1_19z = !(in_data[186] ? celloutsig_1_18z[2] : celloutsig_1_12z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? in_data[74] : in_data[25]);
  assign celloutsig_1_4z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_3z);
  assign celloutsig_1_8z = celloutsig_1_7z ^ celloutsig_1_3z;
  assign celloutsig_1_0z = in_data[107] ^ in_data[109];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 7'h00;
    else _00_ <= { celloutsig_0_13z[5:0], celloutsig_0_1z };
  assign celloutsig_0_26z = { celloutsig_0_21z[5:4], celloutsig_0_0z } & { celloutsig_0_14z[3:2], celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z } > { in_data[131:130], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_1z = in_data[118:112] > in_data[155:149];
  assign celloutsig_1_2z = { in_data[100:98], celloutsig_1_1z } > in_data[119:116];
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z } <= { celloutsig_1_5z[2], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[19:16] <= in_data[73:70];
  assign celloutsig_0_16z = ! { in_data[74:50], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_7z = { in_data[80:66], celloutsig_0_0z } < celloutsig_0_5z[19:4];
  assign celloutsig_0_11z = celloutsig_0_9z[6:4] < { celloutsig_0_8z[5:4], celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_5z[13:9], celloutsig_0_7z };
  assign celloutsig_0_20z = { in_data[14:7], celloutsig_0_10z } % { 1'h1, celloutsig_0_6z[7:0] };
  assign celloutsig_0_13z = - { celloutsig_0_8z[2:0], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z[2:1], celloutsig_0_3z[1] };
  assign celloutsig_0_6z = ~ celloutsig_0_5z[20:8];
  assign celloutsig_0_19z = ~ _00_[6:3];
  assign celloutsig_0_24z = ~ { celloutsig_0_20z[8], celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_8z = celloutsig_0_6z[5:0] | { celloutsig_0_5z[15:12], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[92:78], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } >> { in_data[95:81], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z[2:1], celloutsig_0_3z[1], celloutsig_0_2z };
  assign celloutsig_0_21z = celloutsig_0_5z[16:4] >> { celloutsig_0_12z[5:3], celloutsig_0_4z, celloutsig_0_16z, _00_, celloutsig_0_16z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[137:135];
  assign celloutsig_0_14z = { celloutsig_0_13z[2:0], celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z } >>> in_data[10:4];
  assign celloutsig_0_15z = celloutsig_0_13z[7:4] ^ celloutsig_0_6z[8:5];
  assign celloutsig_1_10z = ~((celloutsig_1_8z & celloutsig_1_0z) | celloutsig_1_2z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_1z) | in_data[66]);
  assign celloutsig_0_10z = ~((celloutsig_0_4z & celloutsig_0_2z) | celloutsig_0_7z);
  assign celloutsig_1_3z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_2z);
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (clkin_data[32]) celloutsig_1_18z = celloutsig_1_6z;
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_8z[5:1], celloutsig_0_7z };
  assign celloutsig_0_3z[2:1] = { celloutsig_0_2z, celloutsig_0_1z } & { in_data[2], celloutsig_0_0z };
  assign { celloutsig_1_5z[3:2], celloutsig_1_5z[4], celloutsig_1_5z[1], celloutsig_1_5z[6:5] } = ~ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, in_data[101:100] };
  assign { out_data[35:34], out_data[46:36], out_data[32] } = ~ { celloutsig_0_3z[2:1], celloutsig_0_24z[17:8], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_3z[0] = celloutsig_0_3z[1];
  assign celloutsig_1_5z[0] = celloutsig_1_5z[1];
  assign { out_data[130:128], out_data[96], out_data[33], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[34], celloutsig_0_26z };
endmodule
