#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan 22 16:26:08 2024
# Process ID: 20050
# Current directory: /home/ubuntu/SOC-final-project/vivado
# Command line: vivado
# Log file: /home/ubuntu/SOC-final-project/vivado/vivado.log
# Journal file: /home/ubuntu/SOC-final-project/vivado/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2918.412 MHz, CPU Physical cores: 4, Host memory: 10424 MB
#-----------------------------------------------------------
start_gui
open_project /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.xpr
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode None [get_files  /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/sim_scripts -ip_user_files_dir /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files -ipstatic_source_dir /home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/modelsim} {questa=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/questa} {xcelium=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/xcelium} {vcs=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/vcs} {riviera=/home/ubuntu/SOC-final-project/vivado/vvd_caravel_fpga/vvd_caravel_fpga.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
