<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1470x SDK: Memory Protection Unit Low Level Driver</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1470x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Memory Protection Unit Low Level Driver<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___d_r_i_v_e_r_s.html">Drivers</a> &raquo; <a class="el" href="group___p_l_a___d_r_i___m_e_m_o_r_y.html">Memory Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>MPU Driver.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:hw__mpu_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="hw__mpu_8h.html">hw_mpu.h</a></td></tr>
<tr class="memdesc:hw__mpu_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of API for the Memory Protection Unit (MPU) Low Level Driver. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmpu__region__config.html">mpu_region_config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Region Configuration.  <a href="structmpu__region__config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad1375c9dbe4c8f8ee6c4b6aafee72f53"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#gad1375c9dbe4c8f8ee6c4b6aafee72f53">HW_MPU_REGION_NUM</a> { <br />
&#160;&#160;<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53ac0f2edd17b3a9cee119be62607448b62">HW_MPU_REGION_NONE</a> = MPU_REGION_NONE, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53aecdfc543a05bed15c157d0b5a7250b34">HW_MPU_REGION_0</a> = MPU_REGION_0, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53a7c52ccf2adc203d23feea1e30a18b092">HW_MPU_REGION_1</a> = MPU_REGION_1, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53afdcc6fc8d0e91721aba95531da3110be">HW_MPU_REGION_2</a> = MPU_REGION_2, 
<br />
&#160;&#160;<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53a1c2666fc84f508fa0578cd9eba1a2603">HW_MPU_REGION_3</a> = MPU_REGION_3, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53aa5d240b6036c041fc3f88776806456cb">HW_MPU_REGION_4</a> = MPU_REGION_4, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53a569d95e1fa6ea3108f0a231d0bcf09ff">HW_MPU_REGION_5</a> = MPU_REGION_5, 
<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53af4ef4e5459ebdc16e058d9a0102fdab2">HW_MPU_REGION_6</a> = MPU_REGION_6, 
<br />
&#160;&#160;<a class="el" href="group___h_w___m_p_u.html#ggad1375c9dbe4c8f8ee6c4b6aafee72f53a99a7d31600a05f01f68aebdee43efc4d">HW_MPU_REGION_7</a> = MPU_REGION_7
<br />
 }</td></tr>
<tr class="memdesc:gad1375c9dbe4c8f8ee6c4b6aafee72f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Region Definitions.  <a href="group___h_w___m_p_u.html#gad1375c9dbe4c8f8ee6c4b6aafee72f53">More...</a><br /></td></tr>
<tr class="separator:gad1375c9dbe4c8f8ee6c4b6aafee72f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f9179f5444dd56ebbf0eb8ae6df7168"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga2f9179f5444dd56ebbf0eb8ae6df7168">HW_MPU_XN</a> { <a class="el" href="group___h_w___m_p_u.html#gga2f9179f5444dd56ebbf0eb8ae6df7168ab3336314cc91a907d4d7153708e843fa">HW_MPU_XN_FALSE</a> = 0x00, 
<a class="el" href="group___h_w___m_p_u.html#gga2f9179f5444dd56ebbf0eb8ae6df7168a94ac62aa165734add0309bb76e2da117">HW_MPU_XN_TRUE</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga2f9179f5444dd56ebbf0eb8ae6df7168"><td class="mdescLeft">&#160;</td><td class="mdescRight">Executable Region.  <a href="group___h_w___m_p_u.html#ga2f9179f5444dd56ebbf0eb8ae6df7168">More...</a><br /></td></tr>
<tr class="separator:ga2f9179f5444dd56ebbf0eb8ae6df7168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117fe5e5ffeb7cb2e497349c1993d934"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga117fe5e5ffeb7cb2e497349c1993d934">HW_MPU_APH_RO</a> { <a class="el" href="group___h_w___m_p_u.html#gga117fe5e5ffeb7cb2e497349c1993d934a0ab5e638a97eec2250cf90d09501f864">HW_MPU_APH_RO_RW</a> = 0x00, 
<a class="el" href="group___h_w___m_p_u.html#gga117fe5e5ffeb7cb2e497349c1993d934ac3ee2d722ccddefc3d530b2d3d039364">HW_MPU_APH_RO_RO</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga117fe5e5ffeb7cb2e497349c1993d934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Region Read/Write or Read Only.  <a href="group___h_w___m_p_u.html#ga117fe5e5ffeb7cb2e497349c1993d934">More...</a><br /></td></tr>
<tr class="separator:ga117fe5e5ffeb7cb2e497349c1993d934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f25e896baaf0c4af37eab4e20da4a3f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga9f25e896baaf0c4af37eab4e20da4a3f">HW_MPU_APL_NP</a> { <a class="el" href="group___h_w___m_p_u.html#gga9f25e896baaf0c4af37eab4e20da4a3fa2eedbe212c768f0b557914e1f6a97fed">HW_MPU_APL_NP_PRIVRW</a> = 0x00, 
<a class="el" href="group___h_w___m_p_u.html#gga9f25e896baaf0c4af37eab4e20da4a3fa8f5f6e04a5f3796e8746c3545ed1621f">HW_MPU_APL_NP_RW</a> = 0x01
 }</td></tr>
<tr class="memdesc:ga9f25e896baaf0c4af37eab4e20da4a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Privileged or Non-Privileged access.  <a href="group___h_w___m_p_u.html#ga9f25e896baaf0c4af37eab4e20da4a3f">More...</a><br /></td></tr>
<tr class="separator:ga9f25e896baaf0c4af37eab4e20da4a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ef6c74849f930d7e0e987d71005ce5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#gaa4ef6c74849f930d7e0e987d71005ce5">HW_MPU_AP</a> { <a class="el" href="group___h_w___m_p_u.html#ggaa4ef6c74849f930d7e0e987d71005ce5a41a12e22455d77fd2f21aa66680493d1">HW_MPU_AP_PRIVRW</a> = ARM_MPU_AP_(HW_MPU_APH_RO_RW, HW_MPU_APL_NP_PRIVRW), 
<a class="el" href="group___h_w___m_p_u.html#ggaa4ef6c74849f930d7e0e987d71005ce5a089b4fa9aeecac16f6095babe533d4ef">HW_MPU_AP_RW</a> = ARM_MPU_AP_(HW_MPU_APH_RO_RW, HW_MPU_APL_NP_RW), 
<a class="el" href="group___h_w___m_p_u.html#ggaa4ef6c74849f930d7e0e987d71005ce5a530f0f74840434b453d9d642732042d8">HW_MPU_AP_PRIVRO</a> = ARM_MPU_AP_(HW_MPU_APH_RO_RO, HW_MPU_APL_NP_PRIVRW), 
<a class="el" href="group___h_w___m_p_u.html#ggaa4ef6c74849f930d7e0e987d71005ce5a6dd7ece73a1f073a41eddb3138616b0f">HW_MPU_AP_RO</a> = ARM_MPU_AP_(HW_MPU_APH_RO_RO, HW_MPU_APL_NP_RW)
 }</td></tr>
<tr class="memdesc:gaa4ef6c74849f930d7e0e987d71005ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access Permissions.  <a href="group___h_w___m_p_u.html#gaa4ef6c74849f930d7e0e987d71005ce5">More...</a><br /></td></tr>
<tr class="separator:gaa4ef6c74849f930d7e0e987d71005ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa92d3a200b8ad79c03efa3f50e21408"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#gafa92d3a200b8ad79c03efa3f50e21408">HW_MPU_SH</a> { <a class="el" href="group___h_w___m_p_u.html#ggafa92d3a200b8ad79c03efa3f50e21408a147b150165165f57bb9db631a6b9b9c6">HW_MPU_SH_NS</a> = ARM_MPU_SH_NON, 
<a class="el" href="group___h_w___m_p_u.html#ggafa92d3a200b8ad79c03efa3f50e21408a0ff8568aca98aa8cac01812da94d06b3">HW_MPU_SH_OS</a> = ARM_MPU_SH_OUTER, 
<a class="el" href="group___h_w___m_p_u.html#ggafa92d3a200b8ad79c03efa3f50e21408abdc33c5ae7bb7cafdc5833b6f281d247">HW_MPU_SH_IS</a> = ARM_MPU_SH_INNER
 }</td></tr>
<tr class="memdesc:gafa92d3a200b8ad79c03efa3f50e21408"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shareability.  <a href="group___h_w___m_p_u.html#gafa92d3a200b8ad79c03efa3f50e21408">More...</a><br /></td></tr>
<tr class="separator:gafa92d3a200b8ad79c03efa3f50e21408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f18f6f3bf46493c907641943f78e2f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga31f18f6f3bf46493c907641943f78e2f">HW_MPU_ATTR</a> { <a class="el" href="group___h_w___m_p_u.html#gga31f18f6f3bf46493c907641943f78e2fa04999a8c0b6b93fbe614a0cabcb375e7">HW_MPU_ATTR_DEVICE</a> = 0x00, 
<a class="el" href="group___h_w___m_p_u.html#gga31f18f6f3bf46493c907641943f78e2fa7f83e8f61678b0d9a810928ff4c52045">HW_MPU_ATTR_NORMAL</a> = 0x44
 }</td></tr>
<tr class="memdesc:ga31f18f6f3bf46493c907641943f78e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory Type.  <a href="group___h_w___m_p_u.html#ga31f18f6f3bf46493c907641943f78e2f">More...</a><br /></td></tr>
<tr class="separator:ga31f18f6f3bf46493c907641943f78e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga0638c05d04d98cb990dd9fb0a36f2eb0"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga0638c05d04d98cb990dd9fb0a36f2eb0">hw_mpu_hardfault_nmi_handlers_enable</a> (bool hfnmiena)</td></tr>
<tr class="memdesc:ga0638c05d04d98cb990dd9fb0a36f2eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.  <a href="group___h_w___m_p_u.html#ga0638c05d04d98cb990dd9fb0a36f2eb0">More...</a><br /></td></tr>
<tr class="separator:ga0638c05d04d98cb990dd9fb0a36f2eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd8cea6b1d6fcede7bb72e1634b54bc5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#gafd8cea6b1d6fcede7bb72e1634b54bc5">hw_mpu_privileged_background_access_enable</a> (bool privdefena)</td></tr>
<tr class="memdesc:gafd8cea6b1d6fcede7bb72e1634b54bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/Disables Privileged Background Access.  <a href="group___h_w___m_p_u.html#gafd8cea6b1d6fcede7bb72e1634b54bc5">More...</a><br /></td></tr>
<tr class="separator:gafd8cea6b1d6fcede7bb72e1634b54bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c516104fe1ecca781e02083abb2e637"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga2c516104fe1ecca781e02083abb2e637">hw_mpu_enable</a> (bool privdefena)</td></tr>
<tr class="memdesc:ga2c516104fe1ecca781e02083abb2e637"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the MPU by disabling its operation during faults, defining the background region privilege access and finally by enabling the actual HW block.  <a href="group___h_w___m_p_u.html#ga2c516104fe1ecca781e02083abb2e637">More...</a><br /></td></tr>
<tr class="separator:ga2c516104fe1ecca781e02083abb2e637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca966001d05b02b80bf57bbaa925725a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#gaca966001d05b02b80bf57bbaa925725a">hw_mpu_disable</a> (void)</td></tr>
<tr class="memdesc:gaca966001d05b02b80bf57bbaa925725a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the MPU.  <a href="group___h_w___m_p_u.html#gaca966001d05b02b80bf57bbaa925725a">More...</a><br /></td></tr>
<tr class="separator:gaca966001d05b02b80bf57bbaa925725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76aeca9220b914783dd8b84136d45fdb"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga76aeca9220b914783dd8b84136d45fdb">hw_mpu_is_enabled</a> (void)</td></tr>
<tr class="memdesc:ga76aeca9220b914783dd8b84136d45fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if MPU is enabled.  <a href="group___h_w___m_p_u.html#ga76aeca9220b914783dd8b84136d45fdb">More...</a><br /></td></tr>
<tr class="separator:ga76aeca9220b914783dd8b84136d45fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b406cd85bfb24b412255cf228c761d9"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___h_w___m_p_u.html#ga0b406cd85bfb24b412255cf228c761d9">hw_mpu_config_region</a> (<a class="el" href="group___h_w___m_p_u.html#gad1375c9dbe4c8f8ee6c4b6aafee72f53">HW_MPU_REGION_NUM</a> region_num, <a class="el" href="structmpu__region__config.html">mpu_region_config</a> *cfg)</td></tr>
<tr class="memdesc:ga0b406cd85bfb24b412255cf228c761d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures an MPU region. Region's start and end addresses will be aligned to 32 byte boundary. The start address is logically ANDed with 0xFFFFFFE0 whereas the end address is logically ORed with 0x1F.  <a href="group___h_w___m_p_u.html#ga0b406cd85bfb24b412255cf228c761d9">More...</a><br /></td></tr>
<tr class="separator:ga0b406cd85bfb24b412255cf228c761d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>MPU Driver. </p>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gaa4ef6c74849f930d7e0e987d71005ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa4ef6c74849f930d7e0e987d71005ce5">&#9670;&nbsp;</a></span>HW_MPU_AP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#gaa4ef6c74849f930d7e0e987d71005ce5">HW_MPU_AP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access Permissions. </p>
<p>Attribute regarding the access permission (AP) of a particular region with respect to privilege level and read/write capabilities. Depending on the privilege configuration an application can access or not CPU features such as memory, I/O, enable/disable interrupts, setup the NVIC, etc. By system design it can be imperative to restrict an application by defining accordingly the MPU settings for the corresponding region. This enumerator is the superposition of HW_MPU_APH_RO and HW_MPU_APL_NP and is provided for cases where the combined AP section is required. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggaa4ef6c74849f930d7e0e987d71005ce5a41a12e22455d77fd2f21aa66680493d1"></a>HW_MPU_AP_PRIVRW&#160;</td><td class="fielddoc"><p>Read/write by privileged code only </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa4ef6c74849f930d7e0e987d71005ce5a089b4fa9aeecac16f6095babe533d4ef"></a>HW_MPU_AP_RW&#160;</td><td class="fielddoc"><p>Read/write by any privilege level </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa4ef6c74849f930d7e0e987d71005ce5a530f0f74840434b453d9d642732042d8"></a>HW_MPU_AP_PRIVRO&#160;</td><td class="fielddoc"><p>Read-only by privileged code only </p>
</td></tr>
<tr><td class="fieldname"><a id="ggaa4ef6c74849f930d7e0e987d71005ce5a6dd7ece73a1f073a41eddb3138616b0f"></a>HW_MPU_AP_RO&#160;</td><td class="fielddoc"><p>Read-only by any privilege level </p>
</td></tr>
</table>

</div>
</div>
<a id="ga117fe5e5ffeb7cb2e497349c1993d934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga117fe5e5ffeb7cb2e497349c1993d934">&#9670;&nbsp;</a></span>HW_MPU_APH_RO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#ga117fe5e5ffeb7cb2e497349c1993d934">HW_MPU_APH_RO</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Region Read/Write or Read Only. </p>
<p>Attribute regarding the access permission (AP) of a particular region with respect to privilege level and read/write capabilities. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga117fe5e5ffeb7cb2e497349c1993d934a0ab5e638a97eec2250cf90d09501f864"></a>HW_MPU_APH_RO_RW&#160;</td><td class="fielddoc"><p>Read/write </p>
</td></tr>
<tr><td class="fieldname"><a id="gga117fe5e5ffeb7cb2e497349c1993d934ac3ee2d722ccddefc3d530b2d3d039364"></a>HW_MPU_APH_RO_RO&#160;</td><td class="fielddoc"><p>Read-only </p>
</td></tr>
</table>

</div>
</div>
<a id="ga9f25e896baaf0c4af37eab4e20da4a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f25e896baaf0c4af37eab4e20da4a3f">&#9670;&nbsp;</a></span>HW_MPU_APL_NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#ga9f25e896baaf0c4af37eab4e20da4a3f">HW_MPU_APL_NP</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Privileged or Non-Privileged access. </p>
<p>Attribute to allow an application the privilege of accessing CPU features such as memory, I/O, enable/disable interrupts, setup the NVIC, etc. By system design it can be imperative to restrict an application by defining accordingly the MPU settings for the corresponding region. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga9f25e896baaf0c4af37eab4e20da4a3fa2eedbe212c768f0b557914e1f6a97fed"></a>HW_MPU_APL_NP_PRIVRW&#160;</td><td class="fielddoc"><p>Privileged code only </p>
</td></tr>
<tr><td class="fieldname"><a id="gga9f25e896baaf0c4af37eab4e20da4a3fa8f5f6e04a5f3796e8746c3545ed1621f"></a>HW_MPU_APL_NP_RW&#160;</td><td class="fielddoc"><p>Any privilege level </p>
</td></tr>
</table>

</div>
</div>
<a id="ga31f18f6f3bf46493c907641943f78e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31f18f6f3bf46493c907641943f78e2f">&#9670;&nbsp;</a></span>HW_MPU_ATTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#ga31f18f6f3bf46493c907641943f78e2f">HW_MPU_ATTR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory Type. </p>
<p>Attribute regarding the memory type of a particular region. According to ARM CM33 nomenclature two memory types are defined: device memory pertains to a memory-mapped region for a peripheral, while normal memory is instead relevant to CPU use. The following enumerator sums up the two most commonly deployed attribute setups: 0x00 - Device Memory, non-Gathering, non-Re-Ordering, non-Early-Write-Acknowledgement (nGnRnE). 0x44 - Inner Memory normal and non-Cacheable, Outer Memory normal and non-Cacheable. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga31f18f6f3bf46493c907641943f78e2fa04999a8c0b6b93fbe614a0cabcb375e7"></a>HW_MPU_ATTR_DEVICE&#160;</td><td class="fielddoc"><p>Device Memory, nGnRnE </p>
</td></tr>
<tr><td class="fieldname"><a id="gga31f18f6f3bf46493c907641943f78e2fa7f83e8f61678b0d9a810928ff4c52045"></a>HW_MPU_ATTR_NORMAL&#160;</td><td class="fielddoc"><p>Normal memory, Outer non-cacheable, Inner non-cacheable </p>
</td></tr>
</table>

</div>
</div>
<a id="gad1375c9dbe4c8f8ee6c4b6aafee72f53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1375c9dbe4c8f8ee6c4b6aafee72f53">&#9670;&nbsp;</a></span>HW_MPU_REGION_NUM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#gad1375c9dbe4c8f8ee6c4b6aafee72f53">HW_MPU_REGION_NUM</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Region Definitions. </p>
<p>The MPU divides the memory map into a number of eight regions. Each region has a defined memory type and memory attributes that determine the behavior of accesses to the region. A background (or default) region numbered as -1 exists with the same access attributes as the generic memory map, but is accessible from privileged software only. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53ac0f2edd17b3a9cee119be62607448b62"></a>HW_MPU_REGION_NONE&#160;</td><td class="fielddoc"><p>MPU Protection Omitted </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53aecdfc543a05bed15c157d0b5a7250b34"></a>HW_MPU_REGION_0&#160;</td><td class="fielddoc"><p>MPU region 0 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53a7c52ccf2adc203d23feea1e30a18b092"></a>HW_MPU_REGION_1&#160;</td><td class="fielddoc"><p>MPU region 1 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53afdcc6fc8d0e91721aba95531da3110be"></a>HW_MPU_REGION_2&#160;</td><td class="fielddoc"><p>MPU region 2 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53a1c2666fc84f508fa0578cd9eba1a2603"></a>HW_MPU_REGION_3&#160;</td><td class="fielddoc"><p>MPU region 3 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53aa5d240b6036c041fc3f88776806456cb"></a>HW_MPU_REGION_4&#160;</td><td class="fielddoc"><p>MPU region 4 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53a569d95e1fa6ea3108f0a231d0bcf09ff"></a>HW_MPU_REGION_5&#160;</td><td class="fielddoc"><p>MPU region 5 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53af4ef4e5459ebdc16e058d9a0102fdab2"></a>HW_MPU_REGION_6&#160;</td><td class="fielddoc"><p>MPU region 6 </p>
</td></tr>
<tr><td class="fieldname"><a id="ggad1375c9dbe4c8f8ee6c4b6aafee72f53a99a7d31600a05f01f68aebdee43efc4d"></a>HW_MPU_REGION_7&#160;</td><td class="fielddoc"><p>MPU region 7 </p>
</td></tr>
</table>

</div>
</div>
<a id="gafa92d3a200b8ad79c03efa3f50e21408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa92d3a200b8ad79c03efa3f50e21408">&#9670;&nbsp;</a></span>HW_MPU_SH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#gafa92d3a200b8ad79c03efa3f50e21408">HW_MPU_SH</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Shareability. </p>
<p>Attribute regarding the Shareability status (SH) of a particular region. In our case (ARMv8-M33) the options regarding Shareability are: </p><pre class="fragment">         [Non-shareable] - This represents memory accessible only by a single processor or other agent,
         so memory accesses never need to be synchronized with other processors.
         [Inner Shareable] - This represents a shareability domain that can be shared by multiple processors,
         but not necessarily all of the agents in the system. A system might have multiple Inner Shareable
         domains. An operation that affects one Inner Shareable domain does not affect other Inner Shareable
         domains in the system.
         [Outer Shareable] - An outer shareable (OSH) domain re-order is shared by multiple agents and can
         consist of one or more inner shareable domains. An operation that affects an outer shareable domain
         also implicitly affects all inner shareable domains inside it. However, it does not otherwise behave
         as an inner shareable operation.
</pre><p>CAUTION: The value of HW_MPU_SH must ALWAYS be other-than 0x01. A value of 0x01 will lead to UNPREDICTABLE behavior according to ARMv8 MPU documentation. The most common Shareability status is Non-Shareable. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggafa92d3a200b8ad79c03efa3f50e21408a147b150165165f57bb9db631a6b9b9c6"></a>HW_MPU_SH_NS&#160;</td><td class="fielddoc"><p>Non-Shareable </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafa92d3a200b8ad79c03efa3f50e21408a0ff8568aca98aa8cac01812da94d06b3"></a>HW_MPU_SH_OS&#160;</td><td class="fielddoc"><p>Outer Shareable </p>
</td></tr>
<tr><td class="fieldname"><a id="ggafa92d3a200b8ad79c03efa3f50e21408abdc33c5ae7bb7cafdc5833b6f281d247"></a>HW_MPU_SH_IS&#160;</td><td class="fielddoc"><p>Inner Shareable </p>
</td></tr>
</table>

</div>
</div>
<a id="ga2f9179f5444dd56ebbf0eb8ae6df7168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f9179f5444dd56ebbf0eb8ae6df7168">&#9670;&nbsp;</a></span>HW_MPU_XN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___h_w___m_p_u.html#ga2f9179f5444dd56ebbf0eb8ae6df7168">HW_MPU_XN</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Executable Region. </p>
<p>Attribute regarding the code execution from a particular region. The XN (eXecute Never) flag must be zero and there must be read access for the privilege level in order to execute code from the region, otherwise a memory manage (MemManage) fault is generated. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga2f9179f5444dd56ebbf0eb8ae6df7168ab3336314cc91a907d4d7153708e843fa"></a>HW_MPU_XN_FALSE&#160;</td><td class="fielddoc"><p>Executable region </p>
</td></tr>
<tr><td class="fieldname"><a id="gga2f9179f5444dd56ebbf0eb8ae6df7168a94ac62aa165734add0309bb76e2da117"></a>HW_MPU_XN_TRUE&#160;</td><td class="fielddoc"><p>Execute never region </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga0b406cd85bfb24b412255cf228c761d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b406cd85bfb24b412255cf228c761d9">&#9670;&nbsp;</a></span>hw_mpu_config_region()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_mpu_config_region </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___h_w___m_p_u.html#gad1375c9dbe4c8f8ee6c4b6aafee72f53">HW_MPU_REGION_NUM</a>&#160;</td>
          <td class="paramname"><em>region_num</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structmpu__region__config.html">mpu_region_config</a> *&#160;</td>
          <td class="paramname"><em>cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures an MPU region. Region's start and end addresses will be aligned to 32 byte boundary. The start address is logically ANDed with 0xFFFFFFE0 whereas the end address is logically ORed with 0x1F. </p>
<p>The following accesses will generate a hard fault:</p><ul>
<li>An access to an address that matches in more than one region.</li>
<li>An access that does not match all the access conditions for that region.</li>
<li>An access to the background region, depending on the privilege mode and the value of the 'privdefena' parameter when MPU is enabled.</li>
</ul>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">region_num</td><td>Region number </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cfg</td><td>Region configuration. When cfg is NULL the particular region is disabled.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>The regions intended for protection will be rounded to increments of 32 bytes in any case. This is a result of the fact that the 5 low bits of RLAR and RBAR registers are reserved for other purposes. The first two assertions serve as a reminder of that detail. </dd></dl>

</div>
</div>
<a id="gaca966001d05b02b80bf57bbaa925725a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca966001d05b02b80bf57bbaa925725a">&#9670;&nbsp;</a></span>hw_mpu_disable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_mpu_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the MPU. </p>

</div>
</div>
<a id="ga2c516104fe1ecca781e02083abb2e637"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c516104fe1ecca781e02083abb2e637">&#9670;&nbsp;</a></span>hw_mpu_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_mpu_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>privdefena</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the MPU by disabling its operation during faults, defining the background region privilege access and finally by enabling the actual HW block. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">privdefena</td><td>Controls (enable/disable) privileged access to the background region. <pre class="fragment">         When disabled, any access to the background region will cause a memory manage fault.
         When enabled, privileged accesses to the background region are allowed.

         In handler mode, execution is always privileged. In thread mode
         privilege level can be set using the 'nPRIV' field of the control register.
         For manipulating nPRIV, check __set_CONTROL() and __get_CONTROL() CMSIS API calls.
         Hard fault and NMI handlers always operate with MPU disabled, accessing the
         default memory map as normal. The same can be true when FAULTMASK is set to 1,
         effectively masking Hard Fault exceptions by raising the current priority level to -1.
         FAULTMASK can only be set in privileged mode except from within NMI and HardFault
         Handlers (in which cases lockup state will be entered).
</pre> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0638c05d04d98cb990dd9fb0a36f2eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0638c05d04d98cb990dd9fb0a36f2eb0">&#9670;&nbsp;</a></span>hw_mpu_hardfault_nmi_handlers_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_mpu_hardfault_nmi_handlers_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>hfnmiena</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables the operation of MPU during hard fault, NMI, and FAULTMASK handlers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hfnmiena</td><td>Controls (enable/disable) operation of MPU during HardFault and NMI handlers. <pre class="fragment">         When disabled, MPU is disabled during HardFault and NMI handlers, regardless of the
         value of the ENABLE bit.
         When enabled, the MPU is enabled during HardFault and NMI handlers.
</pre> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga76aeca9220b914783dd8b84136d45fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76aeca9220b914783dd8b84136d45fdb">&#9670;&nbsp;</a></span>hw_mpu_is_enabled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE bool hw_mpu_is_enabled </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks if MPU is enabled. </p>
<dl class="section return"><dt>Returns</dt><dd>true if enabled, false otherwise </dd></dl>

</div>
</div>
<a id="gafd8cea6b1d6fcede7bb72e1634b54bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd8cea6b1d6fcede7bb72e1634b54bc5">&#9670;&nbsp;</a></span>hw_mpu_privileged_background_access_enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void hw_mpu_privileged_background_access_enable </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>privdefena</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables/Disables Privileged Background Access. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">privdefena</td><td>Controls (enable/disable) privileged access to the background region. <pre class="fragment">         When disabled, any access to the background region will cause a memory manage fault.
         When enabled, privileged accesses to the background region are allowed.

         In handler mode, execution is always privileged. In thread mode
         privilege level can be set using the 'nPRIV' field of the control register.
         For manipulating nPRIV, check __set_CONTROL() and __get_CONTROL() CMSIS API calls.
         Hard fault and NMI handlers always operate with MPU disabled, accessing the
         default memory map as normal. The same can be true when FAULTMASK is set to 1,
         effectively masking Hard Fault exceptions by raising the current priority level to -1.
         FAULTMASK can only be set in privileged mode except from within NMI and HardFault
         Handlers (in which cases lockup state will be entered).
</pre> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 9 2022 13:50:41 for SmartSnippets DA1470x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
