// Seed: 1573313379
module module_0 (
    input tri0 id_0,
    input wor  id_1
);
  wire id_3;
  module_2(
      id_3, id_3, id_3, id_3
  );
  wire id_4, id_5 = 1 - id_4, id_6;
endmodule
module module_1 (
    output tri1 void id_0,
    input wire id_1
);
  module_0(
      id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_3();
endmodule
module module_3 #(
    parameter id_5 = 32'd59
);
  wire id_1, id_2;
  tri id_3;
  assign id_3 = 1;
  tri0 id_4 = 1;
  defparam id_5 = 1;
  wire id_6;
endmodule
