/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [10:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_22z;
  reg [12:0] celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_6z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_13z = !(celloutsig_1_9z ? celloutsig_1_12z : celloutsig_1_0z[1]);
  assign celloutsig_0_18z = !(celloutsig_0_9z[13] ? celloutsig_0_6z[2] : celloutsig_0_4z[1]);
  assign celloutsig_0_2z = !(celloutsig_0_1z[2] ? in_data[89] : celloutsig_0_0z);
  assign celloutsig_1_6z = !(celloutsig_1_0z[1] ? celloutsig_1_4z[2] : celloutsig_1_5z[1]);
  assign celloutsig_1_9z = ~((celloutsig_1_1z[0] | celloutsig_1_4z[2]) & (celloutsig_1_2z | celloutsig_1_1z[2]));
  assign celloutsig_1_15z = ~((celloutsig_1_6z | celloutsig_1_5z[0]) & (celloutsig_1_5z[4] | celloutsig_1_5z[0]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_6z[0] | celloutsig_0_3z));
  assign celloutsig_0_1z = { in_data[32:30], celloutsig_0_0z } & in_data[69:66];
  assign celloutsig_0_16z = { celloutsig_0_9z[14:5], celloutsig_0_11z } & { celloutsig_0_9z[15:12], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } & in_data[102:99];
  assign celloutsig_0_10z = { celloutsig_0_7z[9:2], celloutsig_0_8z, celloutsig_0_6z } / { 1'h1, in_data[83:73] };
  assign celloutsig_0_3z = { in_data[20:14], celloutsig_0_0z } <= { in_data[27:21], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_9z } <= celloutsig_1_1z[5:2];
  assign celloutsig_1_19z = { in_data[186:168], celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_7z } <= { in_data[158:134], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[3], celloutsig_0_0z, celloutsig_0_0z } <= { in_data[91:90], celloutsig_0_0z };
  assign celloutsig_1_2z = celloutsig_1_0z[6:0] <= in_data[113:107];
  assign celloutsig_1_3z = in_data[133:128] <= in_data[181:176];
  assign celloutsig_0_0z = in_data[78:65] < in_data[94:81];
  assign celloutsig_1_14z = { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z } < { celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_9z = in_data[95:79] * { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_17z[11:0], celloutsig_0_11z, celloutsig_0_5z } * { celloutsig_0_16z[5:1], celloutsig_0_5z, celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_0_12z = & { celloutsig_0_7z, in_data[81:76], celloutsig_0_0z };
  assign celloutsig_1_7z = | celloutsig_1_5z[4:1];
  assign celloutsig_1_18z = ^ { in_data[171:168], celloutsig_1_15z };
  assign celloutsig_0_20z = ^ { celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_1z[2:0] <<< { in_data[62], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_7z[9:4], celloutsig_0_6z, celloutsig_0_1z } <<< { celloutsig_0_10z[7:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_21z = celloutsig_0_9z[13:7] <<< { celloutsig_0_7z[7:3], celloutsig_0_20z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[136:128] >>> in_data[163:155];
  assign celloutsig_1_5z = in_data[125:121] >>> in_data[151:147];
  assign celloutsig_0_4z = { celloutsig_0_1z[1:0], celloutsig_0_3z } ~^ celloutsig_0_1z[3:1];
  assign celloutsig_0_7z = { in_data[30:25], celloutsig_0_5z, celloutsig_0_6z } ~^ { in_data[31:20], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[129:121] ~^ celloutsig_1_0z;
  always_latch
    if (!clkin_data[128]) celloutsig_1_17z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_17z = { celloutsig_1_4z[0], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_6z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 4'h0;
    else if (!clkin_data[32]) celloutsig_0_5z = in_data[54:51];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_23z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_0_23z = { celloutsig_0_10z, celloutsig_0_18z };
  assign { out_data[128], out_data[96], out_data[48:32], out_data[12:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
