{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742400472726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742400472731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 23:07:52 2025 " "Processing started: Wed Mar 19 23:07:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742400472731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400472731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Thesis -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Thesis -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400472731 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742400473058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742400473058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Thesis/Quartus/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file csa_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "csa_tb.sv" "" { Text "C:/Thesis/Quartus/csa_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa.sv 1 1 " "Found 1 design units, including 1 entities, in source file csa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csa " "Found entity 1: csa" {  } { { "csa.sv" "" { Text "C:/Thesis/Quartus/csa.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mesh_tb " "Found entity 1: mesh_tb" {  } { { "tb.sv" "" { Text "C:/Thesis/Quartus/tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tile " "Found entity 1: Tile" {  } { { "Tile.sv" "" { Text "C:/Thesis/Quartus/Tile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file pe_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PE_16 " "Found entity 1: PE_16" {  } { { "PE_16.sv" "" { Text "C:/Thesis/Quartus/PE_16.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mesh.sv 1 1 " "Found 1 design units, including 1 entities, in source file mesh.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mesh " "Found entity 1: Mesh" {  } { { "Mesh.sv" "" { Text "C:/Thesis/Quartus/Mesh.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "macunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file macunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MacUnit " "Found entity 1: MacUnit" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742400479478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479478 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MacUnit " "Elaborating entity \"MacUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742400479498 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742400479934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742400479934 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[20\] " "No output dependent on input pin \"io_in_c\[20\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[21\] " "No output dependent on input pin \"io_in_c\[21\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[22\] " "No output dependent on input pin \"io_in_c\[22\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[23\] " "No output dependent on input pin \"io_in_c\[23\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[24\] " "No output dependent on input pin \"io_in_c\[24\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[25\] " "No output dependent on input pin \"io_in_c\[25\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[26\] " "No output dependent on input pin \"io_in_c\[26\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[27\] " "No output dependent on input pin \"io_in_c\[27\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[28\] " "No output dependent on input pin \"io_in_c\[28\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[29\] " "No output dependent on input pin \"io_in_c\[29\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[30\] " "No output dependent on input pin \"io_in_c\[30\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_in_c\[31\] " "No output dependent on input pin \"io_in_c\[31\]\"" {  } { { "MacUnit.sv" "" { Text "C:/Thesis/Quartus/MacUnit.sv" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742400479977 "|MacUnit|io_in_c[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742400479977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742400479979 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742400479979 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20 " "Implemented 20 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742400479979 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1742400479979 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742400479979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742400479992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 23:07:59 2025 " "Processing ended: Wed Mar 19 23:07:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742400479992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742400479992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742400479992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742400479992 ""}
