// Seed: 2883359640
module module_0 (
    input supply1 id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    output tri id_4
);
  reg  id_6;
  tri0 id_7;
  assign id_2 = id_7 - id_6;
  wire id_8;
  always @(1'h0 or posedge 1) id_6 = #(1) "";
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5
);
  assign id_5 = 1;
  module_0(
      id_2, id_0, id_5, id_1, id_5
  );
endmodule
