

================================================================
== Vitis HLS Report for 'FC_1u_500u_10u_Pipeline_VITIS_LOOP_99_6'
================================================================
* Date:           Sun Nov  3 13:42:54 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LeNet_wrapper
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.999 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      502|      502|  5.020 us|  5.020 us|  502|  502|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_99_6  |      500|      500|         2|          1|          1|   500|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     73|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      13|    118|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln99_fu_66_p2                 |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_fu_76_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln99_fu_60_p2                |      icmp|   0|  0|  14|           9|           5|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  73|          53|          42|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4     |   9|          2|    9|         18|
    |connect_7_blk_n          |   9|          2|    1|          2|
    |j_fu_36                  |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   21|         42|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln101_reg_97        |  1|   0|    1|          0|
    |j_fu_36                  |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  FC<1u, 500u, 10u>_Pipeline_VITIS_LOOP_99_6|  return value|
|connect_7_dout            |   in|   32|     ap_fifo|                                   connect_7|       pointer|
|connect_7_num_data_valid  |   in|    7|     ap_fifo|                                   connect_7|       pointer|
|connect_7_fifo_cap        |   in|    7|     ap_fifo|                                   connect_7|       pointer|
|connect_7_empty_n         |   in|    1|     ap_fifo|                                   connect_7|       pointer|
|connect_7_read            |  out|    1|     ap_fifo|                                   connect_7|       pointer|
|B_ROW_3_load              |   in|   32|     ap_none|                                B_ROW_3_load|        scalar|
+--------------------------+-----+-----+------------+--------------------------------------------+--------------+

