Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[17:03:17.206233] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Thu Aug 08 17:03:17 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     8601
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[17:03:17.479690] Periodic Lic check successful
[17:03:17.479715] Feature usage summary:
[17:03:17.479715] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (18 seconds elapsed).

WARNING: This version of the tool is 685 days old.
@genus:root: 1> source ../scripts/genus_hasher.tcl
Sourcing '../scripts/genus_hasher.tcl' (Thu Aug 08 17:03:59 UTC 2024)...
#@ Begin verbose source ../scripts/genus_hasher.tcl
@file(genus_hasher.tcl) 2: set debug_file "debug.txt"
@file(genus_hasher.tcl) 3: set design(TOPLEVEL) "proj_hasher" 
@file(genus_hasher.tcl) 4: set runtype "synthesis"
@file(genus_hasher.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_hasher.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_hasher.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_hasher.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 08/08/2024 17:03
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log44 and the command file is genus.cmd44
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 20: source ../inputs/$design(TOPLEVEL).defines -quiet
@file(genus_hasher.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_hasher.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_hasher.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_hasher.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_hasher.tcl) 34: set df [open $debug_file a]
@file(genus_hasher.tcl) 35: puts $df "\n******************************************"
@file(genus_hasher.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_hasher.tcl) 37: puts $df "******************************************"
@file(genus_hasher.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_hasher.tcl) 44: close $df
@file(genus_hasher.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_hasher.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_hasher.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_hasher.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 17:03
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_hasher.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_hasher.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_hasher.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 08/08/2024 17:04
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_hasher.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_hasher.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_hasher.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_hasher.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_hasher.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
@file(genus_hasher.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 17:04
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_hasher.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_hasher.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_hasher' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_hasher' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 27.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 31.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 36 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 28 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_hasher'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_hasher.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 08/08/2024 17:04
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_hasher'

No empty modules in design 'proj_hasher'

  Done Checking the design.
@file(genus_hasher.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_hasher.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_hasher.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_hasher' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_hasher...
%# Begin write_design (08/08 17:04:26, mem=4900.48M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_hasher.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/post_elaboartion/proj_hasher.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_hasher' (command execution time mm:ss cpu = 00:00, real = 00:03).
.
%# End write_design (08/08 17:04:29, total cpu=08:00:00, real=08:00:03, peak res=768.80M, current mem=4905.48M)
@file(genus_hasher.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_hasher.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj_hasher.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.02)
 "set_load"                 - successful      1 , failed      0 (runtime  0.01)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_hasher.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 08 2024  05:04:30 pm
  Module:                 proj_hasher
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_hasher.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_hasher.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_min_flops' = 8
@file(genus_hasher.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_style' = latch
@file(genus_hasher.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 08/08/2024 17:04
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_hasher.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_hasher.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_hasher.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_hasher.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 08/08/2024 17:04
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_hasher' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         2.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.007s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.009s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         7.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         0.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         1.00 | 
| hlo_inequality_transform  |       0 |       0 |         9.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         0.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         1.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_hasher'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_hasher'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1088 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_unsigned_const_350...
        Done timing mult_unsigned_const_350.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_575...
        Done timing csa_tree_575.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_hasher: area: 31538197530 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 22080  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  400348  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_hasher: area: 30709684782 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 19354  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  353616  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30694052466.  Fastest config wns;  19354
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      31538197530        30694052466        30694052466        30694052466        30694052466        30694052466        30694052466        30709684782  
##>            WNS         -2208.00           -1935.40           -1935.40           -1935.40           -1935.40           -1935.40           -1935.40           -1935.40  
##>            TNS           400348             353616             353616             353616             353616             353616             353616             353616  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  0                  0                  0                  0                  0                  4  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            31538197530 (      )    107371974.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)           0  
##>                                  END            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107371974.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            31538197530 ( +0.00)    214748364.70 (+107376390.30)             0 (       0)              
##>                                  END            30967617996 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30967617996 ( -1.81)    214748364.70 (+107376390.30)             0 (       0)           0  
##>canonicalize_by_names           START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30694052466 ( +0.00)    -1935.40 (-214750300.10)        353616 (  353616)              
##>                                  END            30694052466 ( +0.00)    -1935.40 (   +0.00)        353616 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_hasher'.
      Removing temporary intermediate hierarchies under proj_hasher
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_hasher, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.069s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        69.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |    2 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-500  |Info    |    2 |Unused module input port.                         |
|           |        |      |(In port definition within the module, the input  |
|           |        |      | port is not used in any assignment statements or |
|           |        |      | conditional expressions for decision statements. |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-21    |Info    |    5 |Skipping an invalid binding for a subprogram      |
|           |        |      | call.                                            |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| ST-136 |Warning |    1 |Not obtained requested number of super thread        |
|        |        |      | servers.                                            |
|        |        |      |The requested number of cpus are not available on    |
|        |        |      | machine.                                            |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -1707 ps
Target path end-point (Port: proj_hasher/signature[31])

             Pin                         Type          Fanout Load Arrival  
                                                              (fF)   (ps)   
----------------------------------------------------------------------------
(proj_hasher.sdc_line_15_58_1)      ext delay                               
kmer[6]                        (u)  in port                18 68.4          
const_mul_28_35/A[22] 
  g4886/in_1                                                                
  g4886/z                      (u)  unmapped_complex2       1  3.7          
  g4887/in_1                                                                
  g4887/z                      (u)  unmapped_nand2          2  7.6          
  g4482/in_0                                                                
  g4482/z                      (u)  unmapped_complex2       1  3.8          
  g4483/in_1                                                                
  g4483/z                      (u)  unmapped_nand2          4 14.8          
  g4288/in_0                                                                
  g4288/z                      (u)  unmapped_complex2       1  3.7          
  g4289/in_1                                                                
  g4289/z                      (u)  unmapped_nand2          2  7.6          
  g4141/in_0                                                                
  g4141/z                      (u)  unmapped_complex2       1  3.8          
  g4142/in_1                                                                
  g4142/z                      (u)  unmapped_nand2          4 14.8          
  g3845/in_1                                                                
  g3845/z                      (u)  unmapped_complex2       1  3.8          
  g3846/in_1                                                                
  g3846/z                      (u)  unmapped_nand2          2  7.4          
  g3614/in_0                                                                
  g3614/z                      (u)  unmapped_complex2       1  3.7          
  g3615/in_1                                                                
  g3615/z                      (u)  unmapped_nand2          4 15.2          
  g3572/in_1                                                                
  g3572/z                      (u)  unmapped_complex2       1  3.7          
  g3573/in_1                                                                
  g3573/z                      (u)  unmapped_nand2          2  7.6          
  g3459/in_0                                                                
  g3459/z                      (u)  unmapped_complex2       1  3.8          
  g3460/in_1                                                                
  g3460/z                      (u)  unmapped_nand2          2  7.4          
  g3425/in_1                                                                
  g3425/z                      (u)  unmapped_or2            3 11.1          
  g3359/in_1                                                                
  g3359/z                      (u)  unmapped_nand2          2  7.6          
  g3346/in_0                                                                
  g3346/z                      (u)  unmapped_complex2       1  3.8          
  g3308/in_0                                                                
  g3308/z                      (u)  unmapped_nand3          1  3.7          
  g3280/in_1                                                                
  g3280/z                      (u)  unmapped_complex2       6 22.2          
  g3260/in_0                                                                
  g3260/z                      (u)  unmapped_complex2       1  3.7          
  g3243/in_0                                                                
  g3243/z                      (u)  unmapped_nand2          1  3.8          
  g3244/in_1                                                                
  g3244/z                      (u)  unmapped_nand2          2  7.4          
  g3233/in_0                                                                
  g3233/z                      (u)  unmapped_or2            1  3.7          
  g3234/in_1                                                                
  g3234/z                      (u)  unmapped_nand2          2  7.6          
const_mul_28_35/Z[25] 
mux_ctl_25xi/const_mul_28_35_Z 
  g37/in_1                                                                  
  g37/z                        (u)  unmapped_complex2       1  3.7          
  g38/in_1                                                                  
  g38/z                        (u)  unmapped_nand2          6 22.8          
mux_ctl_25xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1251/in_0                                                                
  g1251/z                      (u)  unmapped_or2            1  3.8          
  g1252/in_1                                                                
  g1252/z                      (u)  unmapped_nand2          2  7.4          
  g1184/in_1                                                                
  g1184/z                      (u)  unmapped_complex2       3 11.1          
  g1149/in_1                                                                
  g1149/z                      (u)  unmapped_complex2       1  3.8          
  g1108/in_0                                                                
  g1108/z                      (u)  unmapped_nand2          3 11.1          
  g1085/in_1                                                                
  g1085/z                      (u)  unmapped_complex2       1  3.8          
  g1073/in_0                                                                
  g1073/z                      (u)  unmapped_nand3          4 14.8          
  g1066/in_1                                                                
  g1066/z                      (u)  unmapped_complex2       1  3.8          
  g1060/in_0                                                                
  g1060/z                      (u)  unmapped_nand3          1  3.7          
  g963/in_0                                                                 
  g963/z                       (u)  unmapped_complex2       2  7.4          
  g925/in_0                                                                 
  g925/z                       (u)  unmapped_or2            1  3.7          
  g926/in_1                                                                 
  g926/z                       (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                  <<<  interconnect                            
                                    out port                                
(proj_hasher.sdc_line_17)           ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                    path_delay                              
                                    uncertainty                             
----------------------------------------------------------------------------
Exception    : 'path_delays/proj_hasher.sdc_line_18'    1650ps
Cost Group   : 'clk' (path_group 'clk')
Start-point  : kmer[6]
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -1707ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 25, CPU_Time 22.93874300000001
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) | 100.0(100.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) | 100.0(100.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      3976     15317       689
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      2514      9889      1022
##>G:Misc                              25
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       26
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_hasher' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 08/08/2024 17:05
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_hasher' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  76.6( 75.8) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |  23.4( 24.2) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  74.1( 75.8) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |  22.6( 24.2) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   3.2(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -1735 ps
Target path end-point (Port: proj_hasher/signature[31])

             Pin                         Type          Fanout Load Arrival  
                                                              (fF)   (ps)   
----------------------------------------------------------------------------
(proj_hasher.sdc_line_15_60_1)      ext delay                               
kmer[4]                        (u)  in port                22 83.6          
const_mul_28_35/A[20] 
  g6685/in_1                                                                
  g6685/z                      (u)  unmapped_or2            1  3.8          
  g8562/in_0                                                                
  g8562/z                      (u)  unmapped_nand2          1  3.7          
  g8564/in_0                                                                
  g8564/z                      (u)  unmapped_nand2          4 15.2          
  g6683/in_0                                                                
  g6683/z                      (u)  unmapped_or2            1  3.8          
  g8041/in_0                                                                
  g8041/z                      (u)  unmapped_nand2          1  3.7          
  g8043/in_0                                                                
  g8043/z                      (u)  unmapped_nand2          4 15.2          
  g7874/in_0                                                                
  g7874/z                      (u)  unmapped_complex2       1  3.8          
  g7875/in_1                                                                
  g7875/z                      (u)  unmapped_nand2          2  7.4          
  g7686/in_0                                                                
  g7686/z                      (u)  unmapped_complex2       1  3.7          
  g7687/in_1                                                                
  g7687/z                      (u)  unmapped_nand2          5 19.0          
  g7567/in_0                                                                
  g7567/z                      (u)  unmapped_complex2       1  3.8          
  g7568/in_1                                                                
  g7568/z                      (u)  unmapped_nand2          2  7.4          
  g7498/in_0                                                                
  g7498/z                      (u)  unmapped_complex2       1  3.7          
  g7499/in_1                                                                
  g7499/z                      (u)  unmapped_nand2          2  7.6          
  g7442/in_0                                                                
  g7442/z                      (u)  unmapped_complex2       1  3.8          
  g7443/in_1                                                                
  g7443/z                      (u)  unmapped_nand2          2  7.4          
  g3425/in_1                                                                
  g3425/z                      (u)  unmapped_or2            3 11.1          
  g3359/in_1                                                                
  g3359/z                      (u)  unmapped_nand2          2  7.6          
  g3344/in_1                                                                
  g3344/z                      (u)  unmapped_or2            2  7.6          
  g6654/in_0                                                                
  g6654/z                      (u)  unmapped_complex2       1  3.8          
  g7341/in_0                                                                
  g7341/z                      (u)  unmapped_nand4          5 18.5          
  g7262/in_1                                                                
  g7262/z                      (u)  unmapped_complex2       1  3.7          
  g7303/in_0                                                                
  g7303/z                      (u)  unmapped_nand2          1  3.8          
  g7304/in_1                                                                
  g7304/z                      (u)  unmapped_nand2          2  7.4          
  g7285/in_0                                                                
  g7285/z                      (u)  unmapped_or2            1  3.7          
  g7286/in_1                                                                
  g7286/z                      (u)  unmapped_nand2          2  7.6          
const_mul_28_35/Z[25] 
mux_ctl_25xi/const_mul_28_35_Z 
  g137/in_1                                                                 
  g137/z                       (u)  unmapped_complex2       1  3.7          
  g138/in_1                                                                 
  g138/z                       (u)  unmapped_nand2          5 19.0          
mux_ctl_25xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1213/in_0                                                                
  g1213/z                      (u)  unmapped_or2            3 11.4          
  g1214/in_1                                                                
  g1214/z                      (u)  unmapped_nand2          2  7.4          
  g1144/in_1                                                                
  g1144/z                      (u)  unmapped_complex2       3 11.1          
  g1107/in_1                                                                
  g1107/z                      (u)  unmapped_complex2       1  3.8          
  g1068/in_0                                                                
  g1068/z                      (u)  unmapped_nand2          3 11.1          
  g1043/in_1                                                                
  g1043/z                      (u)  unmapped_complex2       1  3.8          
  g1037/in_0                                                                
  g1037/z                      (u)  unmapped_nand3          4 14.8          
  g900/in_1                                                                 
  g900/z                       (u)  unmapped_complex2       1  3.8          
  g902/in_2                                                                 
  g902/z                       (u)  unmapped_complex4       2  7.4          
  g892/in_0                                                                 
  g892/z                       (u)  unmapped_or2            1  3.7          
  g893/in_1                                                                 
  g893/z                       (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                  <<<  interconnect                            
                                    out port                                
(proj_hasher.sdc_line_17)           ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                    path_delay                              
                                    uncertainty                             
----------------------------------------------------------------------------
Exception    : 'path_delays/proj_hasher.sdc_line_18'    1650ps
Cost Group   : 'clk' (path_group 'clk')
Start-point  : kmer[4]
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of -1735ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_2...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) mult_unsigned_const_350...
          Done restructuring (delay-based) mult_unsigned_const_350
        Optimizing component mult_unsigned_const_350...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                         Type         Fanout Load Slew Delay Arrival   
                                                             (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------------------
(proj_hasher.sdc_line_15_47_1)      ext delay                           +412     412 F 
kmer[17]                            in port                1  9.3   54   +16     428 F 
g136/A                                                                    +0     428   
g136/Y                              BUF_X16M_A9TL          8 62.9   58  +113     542 F 
const_mul_28_35/A[1] 
  g13900/B                                                                +0     542   
  g13900/Y                          AND2_X4M_A9TL          2 15.8   58  +124     666 F 
  g13748/A                                                                +0     666   
  g13748/Y                          NOR2_X8M_A9TL          2 13.4   75   +69     735 R 
  g13258/C                                                                +0     735   
  g13258/Y                          XNOR3_X4M_A9TL         2 20.6  100  +285    1020 F 
  g13097/B                                                                +0    1020   
  g13097/Y                          XNOR3_X4M_A9TL         2 16.6   92  +260    1280 F 
  g13037/B                                                                +0    1280   
  g13037/Y                          NAND2_X4A_A9TL         3 14.4   76   +81    1361 R 
  g13008/BN                                                               +0    1361   
  g13008/Y                          NOR2XB_X8M_A9TL        2 20.5  100  +143    1504 R 
  g12953/A                                                                +0    1504   
  g12953/Y                          NAND2_X8M_A9TL         2 15.6   55   +55    1559 F 
  g12930/A                                                                +0    1559   
  g12930/Y                          NOR2XB_X6M_A9TL        1  7.9   66   +61    1621 R 
  g12889/D                                                                +0    1621   
  g12889/Y                          OR4_X8M_A9TL           4 33.1  118  +149    1769 R 
  g12846/A                                                                +0    1769   
  g12846/Y                          NAND2XB_X8M_A9TL       2 20.0   67   +65    1834 F 
  g12836/A                                                                +0    1834   
  g12836/Y                          INV_X6M_A9TL           2 15.2   50   +54    1887 R 
  g12812/A                                                                +0    1887   
  g12812/Y                          NAND2XB_X8M_A9TL       2 15.4   50   +44    1931 F 
  g12761/B                                                                +0    1931   
  g12761/Y                          AND2_X11M_A9TL         4 34.4   51  +116    2047 F 
  g12750/A0                                                               +0    2047   
  g12750/Y                          OAI2XB1_X6M_A9TL       1  8.4   87   +80    2127 R 
  g12744/S0                                                               +0    2127   
  g12744/Y                          MXIT2_X3M_A9TL         1  8.8  142   +96    2223 R 
const_mul_28_35/Z[25] 
mux_ctl_25xi/const_mul_28_35_Z 
  g144/A                                                                  +0    2223   
  g144/Y                            XOR2_X4M_A9TL          4 28.0  284  +164    2387 R 
mux_ctl_25xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g2370/A                                                                 +0    2387   
  g2370/Y                           INV_X2M_A9TL           1  7.5   99  +103    2490 F 
  g2336/B                                                                 +0    2490   
  g2336/Y                           NAND2_X4A_A9TL         1 13.3   75   +81    2571 R 
  g2292/B                                                                 +0    2571   
  g2292/Y                           NAND2_X8A_A9TL         2 20.3   72   +70    2641 F 
  g2210/B                                                                 +0    2641   
  g2210/Y                           NAND2_X6A_A9TL         3 20.9   70   +74    2714 R 
  g2175/A                                                                 +0    2714   
  g2175/Y                           NAND2_X8M_A9TL         2 20.6   56   +57    2771 F 
  g2131/A                                                                 +0    2771   
  g2131/Y                           NOR2XB_X8M_A9TL        7 37.3  158  +115    2886 R 
  g2123/A                                                                 +0    2886   
  g2123/Y                           INV_X4M_A9TL           1  9.2   54   +56    2942 F 
  g2072/A2                                                                +0    2942   
  g2072/Y                           OAI31_X6M_A9TL         1  6.8  114  +126    3068 R 
  g2007/A                                                                 +0    3068   
  g2007/Y                           NOR2_X4M_A9TL          1  7.7   58   +67    3135 F 
  g2000/A                                                                 +0    3135   
  g2000/Y                           XOR2_X3M_A9TL          1  4.9   94   +76    3210 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                  <<<  interconnect                    94    +0    3210 F 
                                    out port                              +0    3210 F 
(proj_hasher.sdc_line_17)           ext delay                           +412    3623 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                                  1650   
                                    uncertainty                         -125    1525 R 
---------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_hasher.sdc_line_18'    1650ps
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   -2098ps (TIMING VIOLATION)
Start-point  : kmer[17]
End-point    : signature[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                14222    -2097 
            Worst cost_group: clk, WNS: -2097.9
            Path: kmer[17] --> signature[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk             -1735    -2098     -11%     1650 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -2087 ps
Target path end-point (Port: proj_hasher/signature[31])

             Pin                         Type         Fanout Load Arrival  
                                                             (fF)   (ps)   
---------------------------------------------------------------------------
(proj_hasher.sdc_line_15_47_1)      ext delay                              
kmer[17]                            in port                1  9.3          
g136/A                                                                     
g136/Y                              BUF_X16M_A9TL          8 62.9          
const_mul_28_35/A[1] 
  g13900/B                                                                 
  g13900/Y                          AND2_X4M_A9TL          2 15.8          
  g13748/A                                                                 
  g13748/Y                          NOR2_X8M_A9TL          2 13.4          
  g13258/C                                                                 
  g13258/Y                          XNOR3_X4M_A9TL         2 20.6          
  g13097/B                                                                 
  g13097/Y                          XNOR3_X4M_A9TL         2 16.6          
  g13037/B                                                                 
  g13037/Y                          NAND2_X4A_A9TL         3 14.4          
  g13008/BN                                                                
  g13008/Y                          NOR2XB_X8M_A9TL        2 20.5          
  g12953/A                                                                 
  g12953/Y                          NAND2_X8M_A9TL         2 15.6          
  g12930/A                                                                 
  g12930/Y                          NOR2XB_X6M_A9TL        1  7.9          
  g12889/D                                                                 
  g12889/Y                          OR4_X8M_A9TL           4 33.1          
  g12846/A                                                                 
  g12846/Y                          NAND2XB_X8M_A9TL       2 20.0          
  g12836/A                                                                 
  g12836/Y                          INV_X6M_A9TL           2 15.2          
  g12812/A                                                                 
  g12812/Y                          NAND2XB_X8M_A9TL       2 15.4          
  g12761/B                                                                 
  g12761/Y                          AND2_X11M_A9TL         4 34.4          
  g12750/A0                                                                
  g12750/Y                          OAI2XB1_X6M_A9TL       1  8.4          
  g12744/S0                                                                
  g12744/Y                          MXIT2_X3M_A9TL         1  8.8          
const_mul_28_35/Z[25] 
mux_ctl_25xi/const_mul_28_35_Z 
  g144/A                                                                   
  g144/Y                            XOR2_X4M_A9TL          4 28.0          
mux_ctl_25xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g2370/A                                                                  
  g2370/Y                           INV_X2M_A9TL           1  7.5          
  g2336/B                                                                  
  g2336/Y                           NAND2_X4A_A9TL         1 13.3          
  g2292/B                                                                  
  g2292/Y                           NAND2_X8A_A9TL         2 20.3          
  g2210/B                                                                  
  g2210/Y                           NAND2_X6A_A9TL         3 20.9          
  g2175/A                                                                  
  g2175/Y                           NAND2_X8M_A9TL         2 20.6          
  g2131/A                                                                  
  g2131/Y                           NOR2XB_X8M_A9TL        7 37.3          
  g2123/A                                                                  
  g2123/Y                           INV_X4M_A9TL           1  9.2          
  g2072/A2                                                                 
  g2072/Y                           OAI31_X6M_A9TL         1  6.8          
  g2007/A                                                                  
  g2007/Y                           NOR2_X4M_A9TL          1  7.7          
  g2000/A                                                                  
  g2000/Y                           XOR2_X3M_A9TL          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                  <<<  interconnect                           
                                    out port                               
(proj_hasher.sdc_line_17)           ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                    path_delay                             
                                    uncertainty                            
---------------------------------------------------------------------------
Exception    : 'path_delays/proj_hasher.sdc_line_18'    1650ps
Cost Group   : 'clk' (path_group 'clk')
Start-point  : kmer[17]
End-point    : signature[31]

The global mapper estimates a slack for this path of -2087ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
             Pin                         Type          Fanout Load Slew Delay Arrival   
                                                              (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(proj_hasher.sdc_line_15_47_1)      ext delay                            +412     412 F 
kmer[17]                            in port                 1  8.0   51   +13     426 F 
g136/A                                                                     +0     426   
g136/Y                              BUF_X13M_A9TL           8 55.3   61  +114     540 F 
const_mul_28_35/A[1] 
  g14282/A                                                                 +0     540   
  g14282/Y                          INV_X11M_A9TL           2 16.6   39   +43     583 R 
  g14281/A                                                                 +0     583   
  g14281/Y                          INV_X6M_A9TL            4 21.2   39   +38     622 F 
  g13831/A                                                                 +0     622   
  g13831/Y                          MXIT2_X3M_A9TL          1  8.4  133   +83     704 R 
  g13580/S0                                                                +0     704   
  g13580/Y                          MXIT2_X3M_A9TL          2 18.9  230  +146     850 R 
  g13441/S0                                                                +0     850   
  g13441/Y                          MXIT2_X3M_A9TL          1  8.4  138  +136     986 R 
  g13362/S0                                                                +0     986   
  g13362/Y                          MXIT2_X3M_A9TL          3 12.4  177  +124    1110 R 
  g14385/A                                                                 +0    1110   
  g14385/Y                          XNOR3_X3M_A9TL          2  9.6   87  +179    1290 F 
  g13046/CI                                                                +0    1290   
  g13046/CON                        CGENI_X2M_A9TL          1  5.0  134  +111    1401 R 
  g12974/A                                                                 +0    1401   
  g12974/Y                          INV_X2M_A9TL            3 11.5   77   +82    1483 F 
  g12956/BN                                                                +0    1483   
  g12956/Y                          NOR2XB_X4M_A9TL         1  9.4   73  +146    1628 F 
  g12872/A0                                                                +0    1628   
  g12872/Y                          OAI2XB1_X6M_A9TL        2 10.2   96   +92    1721 R 
  g12819/A1                                                                +0    1721   
  g12819/Y                          AOI21_X3M_A9TL          1  5.4   66   +80    1801 F 
  g12788/BN                                                                +0    1801   
  g12788/Y                          NOR2XB_X8M_A9TL         2 15.6   61  +128    1929 F 
  g12761/A                                                                 +0    1929   
  g12761/Y                          AND2_X11M_A9TL          4 27.3   46  +105    2034 F 
  g12748/A0                                                                +0    2034   
  g12748/Y                          OAI2XB1_X4M_A9TL        1  6.9   97   +84    2118 R 
  g12741/S0                                                                +0    2118   
  g12741/Y                          MXIT2_X2M_A9TL          1  8.4  185  +118    2236 R 
const_mul_28_35/Z[28] 
mux_ctl_28xi/const_mul_28_35_Z 
  g144/S0                                                                  +0    2236   
  g144/Y                            MXIT2_X3M_A9TL          2  9.9  147  +129    2365 R 
mux_ctl_28xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[28] 
  g2381/A                                                                  +0    2365   
  g2381/Y                           INV_X3M_A9TL            2  8.8   58   +63    2427 F 
  g2417/AN                                                                 +0    2427   
  g2417/Y                           NOR2B_X3M_A9TL          2 11.0  102  +143    2570 F 
  g2277/B                                                                  +0    2570   
  g2277/Y                           NOR2_X4A_A9TL           2  7.2   83   +94    2664 R 
  g2247/A                                                                  +0    2664   
  g2247/Y                           NAND2XB_X2M_A9TL        2  7.9   81   +73    2737 F 
  g2226/A                                                                  +0    2737   
  g2226/Y                           INV_X1M_A9TL            2  8.3  129  +106    2843 R 
  g2118/A                                                                  +0    2843   
  g2118/Y                           NOR2_X3A_A9TL           1  4.1   53   +60    2904 F 
  g2018/CN                                                                 +0    2904   
  g2018/Y                           NAND3XXB_X4M_A9TL       1  7.1   69  +130    3034 F 
  g2007/B                                                                  +0    3034   
  g2007/Y                           NOR2_X4A_A9TL           1  7.9   85   +87    3121 R 
  g2000/A                                                                  +0    3121   
  g2000/Y                           XOR2_X3M_A9TL           1  4.9  158   +83    3204 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]                  <<<  interconnect                    158    +0    3204 R 
                                    out port                               +0    3204 R 
(proj_hasher.sdc_line_17)           ext delay                            +412    3617 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                                    path_delay                                   1650   
                                    uncertainty                          -125    1525 R 
----------------------------------------------------------------------------------------
Exception    : 'path_delays/proj_hasher.sdc_line_18'    1650ps
Cost Group   : 'clk' (path_group 'clk')
Timing slack :   -2092ps (TIMING VIOLATION)
Start-point  : kmer[17]
End-point    : signature[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   68 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               11269    -2091 
            Worst cost_group: clk, WNS: -2091.6
            Path: kmer[17] --> signature[31]

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk             -2087    -2092      +0%     1650 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 52, CPU_Time 49.76144600000001
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  28.4( 29.4) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   8.7(  9.4) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.2(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  61.7( 61.2) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_hasher/fv_map.fv.json' for netlist 'fv/proj_hasher/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_hasher/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 1.9997229999999888
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  27.7( 28.4) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   8.5(  9.1) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.2(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  60.2( 59.1) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:01(00:00:03) |   2.4(  3.4) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.006461000000001604
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  27.7( 28.4) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   8.5(  9.1) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.2(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  60.2( 59.1) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:01(00:00:03) |   2.4(  3.4) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_hasher ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_hasher
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_hasher'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:01
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  27.4( 28.1) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   8.4(  9.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.2(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  59.5( 58.4) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:01(00:00:03) |   2.4(  3.4) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:40) |  00:00:01(00:00:01) |   1.2(  1.1) |   17:06:07 (Aug08) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 11268    -2091    -46194         0        0        0
            Worst cost_group: clk, WNS: -2091.6
            Path: kmer[17] --> signature[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                11268    -2091    -46194         0        0        0
            Worst cost_group: clk, WNS: -2091.6
            Path: kmer[17] --> signature[31]
 incr_delay                11638    -2043    -45820         0        0        0
            Worst cost_group: clk, WNS: -2043.2
            Path: kmer[24] --> signature[31]
 incr_delay                11652    -2041    -45898         0        0        0
            Worst cost_group: clk, WNS: -2041.2
            Path: kmer[10] --> signature[31]
 incr_delay                11682    -2037    -45814         0        0        0
            Worst cost_group: clk, WNS: -2037.8
            Path: kmer[19] --> signature[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       432  (      145 /      145 )  1.94
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        88  (        0 /        0 )  0.00
    plc_st_fence        88  (        0 /        0 )  0.00
        plc_star        88  (        0 /        0 )  0.00
      plc_laf_st        88  (        0 /        0 )  0.00
 plc_laf_st_fence        88  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt       190  (       20 /       32 )  1.44
   plc_laf_lo_st        94  (        0 /        0 )  0.00
       plc_lo_st        94  (        0 /        0 )  0.00
        mb_split        94  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  11682    -2037    -45814         0        0        0
            Worst cost_group: clk, WNS: -2037.8
            Path: kmer[19] --> signature[31]
 incr_tns                  11688    -2035    -45454         0        0        0
            Worst cost_group: clk, WNS: -2035.3
            Path: kmer[19] --> signature[31]
 incr_tns                  11688    -2035    -45454         0        0        0
            Worst cost_group: clk, WNS: -2035.3
            Path: kmer[19] --> signature[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz       437  (       32 /       52 )  1.49
   plc_laf_lo_st       405  (        0 /        0 )  0.00
       plc_lo_st       405  (        0 /        0 )  0.00
            fopt       405  (        0 /        0 )  0.06
       crit_dnsz       815  (       36 /       76 )  2.37
             dup       369  (        0 /        0 )  0.25
        setup_dn       369  (        0 /        0 )  0.00
        mb_split       369  (        0 /        0 )  0.01

PBS_TechMap-Postmap Cleanup - Elapsed_Time 15, CPU_Time 13.987155000000001
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  23.5( 24.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   7.2(  7.7) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.0(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  50.9( 50.0) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:01(00:00:03) |   2.0(  2.9) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:40) |  00:00:01(00:00:01) |   1.0(  1.0) |   17:06:07 (Aug08) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:55) |  00:00:13(00:00:15) |  14.3( 14.4) |   17:06:22 (Aug08) |   1.03 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:04:38 (Aug08) |  689.8 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:22(00:00:25) |  23.5( 24.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:19(00:01:36) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:05:03 (Aug08) |   1.02 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:26(00:01:44) |  00:00:07(00:00:08) |   7.2(  7.7) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:27(00:01:44) |  00:00:01(00:00:00) |   1.0(  0.0) |   17:05:11 (Aug08) |   1.02 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:17(00:02:36) |  00:00:49(00:00:52) |  50.9( 50.0) |   17:06:03 (Aug08) |   1.02 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:01(00:00:03) |   2.0(  2.9) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:19(00:02:39) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:06:06 (Aug08) |   1.02 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:20(00:02:40) |  00:00:01(00:00:01) |   1.0(  1.0) |   17:06:07 (Aug08) |   1.02 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:55) |  00:00:13(00:00:15) |  14.3( 14.4) |   17:06:22 (Aug08) |   1.03 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:34(00:02:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:06:22 (Aug08) |   1.03 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      2514      9889      1018
##>M:Pre Cleanup                        0         -         -      2514      9889      1018
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -      1646      8770      1023
##>M:Const Prop                         0     -2091     46270      1646      8770      1023
##>M:Cleanup                           15     -2035     45454      1706      9132      1026
##>M:MBCI                               0         -         -      1706      9132      1026
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              53
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       71
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_hasher'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
#@ End verbose source ../scripts/genus_hasher.tcl
can't read "design(cost_groups)": no such element in array

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 639s, ST: 188s, FG: 188s, CPU: 6.3%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 1.4, cpu: 2, total: 7.5G, free: 1.9G}

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 640s, ST: 188s, FG: 188s, CPU: 6.3%}, MEM {curr: 5.1G, peak: 6.7G, phys curr: 1.0G, phys peak: 1.0G}, SYS {load: 1.4, cpu: 2, total: 7.5G, free: 1.9G}
Abnormal exit.
