m255
K3
13
cModel Technology
Z0 dF:\project\FPGA\AD_DA_forprime\modelsim
T_opt
VXF9hW0ZR;6zCZ8;189@J<0
Z1 04 3 4 work sim fast 0
=1-d8cb8aef4b55-59fc7233-303-4580
Z2 o-quiet -auto_acc_if_foreign -work work
n@_opt
Z3 OL;O;10.0c;49
Z4 dF:\project\FPGA\AD_DA_forprime\modelsim
T_opt1
VN6UICDZcShMcoVEYJQc^d3
R1
=13-d8cb8aef4b55-5a044fc9-1a2-3668
o-quiet -auto_acc_if_foreign -work work +acc
n@_opt1
R3
R4
T_opt2
VP2HGiJEbQ9nlZ0iIM4_Ka3
R1
=1-d8cb8aef4b55-5a095adc-235-23e4
R2
n@_opt2
R3
R4
vclk_divider
VJLhe8VlEKC;iDI=_=PU1Q0
r1
31
IO58^N;Y`NJR[1L0GKHC^<2
Z5 dF:\project\project\w5500\w5500_verilog_test\w5500_src\modelsim
w1509700602
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v
L0 9
Z6 OL;L;10.0c;49
Z7 !s102 -nocovercells
Z8 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s85 0
!s100 dz`YHIZZEc[N_>^H8T?cI1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v|
!s108 1510583458.251000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/clk_divider.v|
vmspi
V`?`65I9AA?L1_jIlFoD]72
r1
!s85 0
31
IM<eHN^]<zoYUiXb22<zz^2
R5
w1510228978
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v
L0 8
R6
R7
R8
!s100 oCMDV6^]`MCj_L`16BW773
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v|
!s108 1510583459.482000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/mspi.v|
vsim
V^lFIGeJR6Lo[E6iNF_R4L3
r1
31
IR;4PSzoRfnd7TkBKzV]7I1
R5
w1509769887
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v
L0 3
R6
R7
R8
!s85 0
!s100 oSMSH9o5Y<F3O3lNi;2fd3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v|
!s108 1510583458.433000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/sim.v|
vspi_control
VD<D>CBiXonZf9mH>HlD5j1
r1
31
IRo1VX=BH0kEdkm12m_7ej3
R5
w1510583449
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v
L0 18
R6
R7
R8
!s85 0
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v|
!s100 TKiff^LK3EUK]DPTae@?I3
!s108 1510583458.589000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_control.v|
vspi_master
Ik^5@5SnAk^gGcAQo=BIog0
Vk1eK32T^hBBUfaMDG:1DB0
R5
w1509932860
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v
L0 50
R6
r1
31
R7
R8
!s100 =14o9f6>f?k8K@HVbIolc3
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v|
!s108 1510583458.802000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_master.v|
!s85 0
vspi_slave
I77QabKYB2JzDIi@2_<ic<1
V;?21ZDi1?T@1POK68EXeN2
R5
Z9 w1450287590
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v
L0 46
R6
r1
31
R7
R8
!s100 NGG^Tng^@@`:f5Gl=8>k83
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v|
!s108 1510583458.975000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/spi_slave.v|
!s85 0
vTB_SPI_MasSlv
IbhFV@RgnGMN>Xb;KlG0f[0
V1Kdo?53Tn^`QQ89VTm>K11
R5
R9
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v
L0 44
R6
r1
31
R7
R8
n@t@b_@s@p@i_@mas@slv
!s100 A]3ded6g2KkI5mSKJK]zT1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v|
!s108 1510583459.112000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/TB_SPI_MasSlv.v|
!s85 0
vtop_module
VAT^R1aJCId=U8flf7j55o3
r1
31
I;<>jKY8J2a88EV]mgX8iE0
R5
w1510231225
8F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v
FF:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v
L0 1
R6
R7
R8
!s85 0
!s100 jGmPHC7NO7h3@TSk9XjZ>1
!s90 -reportprogress|300|-work|work|-vopt|-nocovercells|F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v|
!s108 1510583459.291000
!s107 F:/project/project/w5500/w5500_verilog_test/w5500_src/source/top_module.v|
