{:input (genetic.crossover/dumb-crossover 1708369921 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing_10 , \\wire:missing_edge , wire2_19, wire3_18, \\wire27_38_:missing , \\wire28_:missing , wire29_49, wire30_48);\n  wire \\:missing_edge ;\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  wire wire13_14_15_16;\n  wire wire13_14_15_24;\n  wire wire13_18;\n  wire \\wire15_:missing ;\n  wire wire17;\n  wire wire21_26;\n  input \\wire27_38_:missing ;\n  wire \\wire27_38_:missing ;\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  output wire29_49;\n  wire wire29_49;\n  output wire2_19;\n  wire wire2_19;\n  output wire30_48;\n  wire wire30_48;\n  wire \\wire32_46_:missing_51 ;\n  wire wire33;\n  wire wire34_37;\n  wire \\wire34_:missing ;\n  wire wire35_40;\n  wire wire35_41;\n  wire wire36_41_53;\n  wire wire36_45;\n  wire wire38_39;\n  wire wire39_44;\n  output wire3_18;\n  wire wire3_18;\n  wire \\wire42_:missing ;\n  wire \\wire42_:missing_24 ;\n  wire \\wire42_:missing_44 ;\n  wire \\wire4_:missing_22 ;\n  wire wire53_11;\n  wire wire53_16;\n  wire wire53_19;\n  wire \\wire53_38_:missing_40 ;\n  wire \\wire53_39_:missing_40 ;\n  wire wire53_43;\n  wire wire53_52;\n  wire wire53_9;\n  wire \\wire53_:missing ;\n  wire \\wire5_17_:missing_23 ;\n  wire wire7_37;\n  wire wire8_12;\n  wire wire8_37;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_12_26 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_43_47 ;\n  wire \\wire:missing_50 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire7_37;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_17_:missing_23 ;\n  assign wire8_12 = 2'h1 >> wire8_37;\n  assign \\wire34_:missing  = 2'h1 >> wire34_37;\n  assign wire35_41 = 2'h1 >> wire35_40;\n  assign wire36_45 = 2'h1 >> wire36_41_53;\n  assign wire8_37 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_38  = 4'h6 >> { \\wire53_38_:missing_40 , \\wire27_38_:missing  };\n  assign wire39_44 = 4'h6 >> { \\wire53_39_:missing_40 , wire38_39 };\n  assign wire35_40 = 4'h8 >> { \\wire53_39_:missing_40 , \\wire53_38_:missing_40  };\n  assign wire36_41_53 = 4'h8 >> { wire35_41, \\wire:missing_edge  };\n  assign \\wire42_:missing  = 4'h2 >> { \\wire42_:missing_24 , \\wire42_:missing_44  };\n  assign \\wire9_:missing  = 4'h6 >> { \\wire:missing_edge , wire53_9 };\n  assign \\wire:missing_43  = 4'h8 >> { \\wire:missing_43_47 , wire53_43 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire:missing_edge , \\wire0_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire53_11, \\wire:missing_edge  };\n  assign \\wire:missing_12_26  = 4'h8 >> { wire8_12, \\wire:missing_edge  };\n  assign wire13_18 = 4'h2 >> { wire13_14_15_16, wire13_14_15_24 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire13_14_15_16, wire13_14_15_24 };\n  assign \\wire15_:missing  = 4'h8 >> { wire13_14_15_16, wire13_14_15_24 };\n  assign \\wire4_:missing_22  = 1'h0;\n  assign \\wire5_17_:missing_23  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\wire32_46_:missing_51  = 1'h0;\n  assign wire33 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire53_:missing  = wire36_41_53;\n  assign \\wire:missing_edge  = wire53_52;\n  assign \\wire:missing_edge  = \\wire32_46_:missing_51 ;\n  assign \\wire:missing_50  = \\wire:missing_edge ;\n  assign wire29_49 = \\wire:missing_edge ;\n  assign wire30_48 = \\wire:missing_edge ;\n  assign \\wire:missing_43_47  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire32_46_:missing_51 ;\n  assign \\wire:missing_edge  = wire36_45;\n  assign \\wire42_:missing_44  = wire39_44;\n  assign wire21_26 = \\wire:missing_12_26 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire13_14_15_24 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire4_:missing_22 ;\n  assign \\wire:missing_21  = wire21_26;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire2_19 = wire53_19;\n  assign wire3_18 = wire13_18;\n  assign wire17 = \\wire5_17_:missing_23 ;\n  assign wire13_14_15_16 = wire53_16;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:3.1-109.10\" *)\nmodule postsynth(\\wire0_:missing_10 , \\wire:missing_edge , wire2_19, wire3_18, \\wire27_38_:missing , \\wire28_:missing , wire29_49, wire30_48);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:5.9-5.27\" *)\n  input \\wire0_:missing_10 ;\n  wire \\wire0_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:7.8-7.23\" *)\n  wire wire13_14_15_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:8.8-8.23\" *)\n  wire wire13_14_15_24;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:9.8-9.17\" *)\n  wire wire13_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:11.8-11.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:12.8-12.17\" *)\n  wire wire21_26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:13.9-13.28\" *)\n  input \\wire27_38_:missing ;\n  wire \\wire27_38_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:15.9-15.25\" *)\n  input \\wire28_:missing ;\n  wire \\wire28_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:17.10-17.19\" *)\n  output wire29_49;\n  wire wire29_49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:19.10-19.18\" *)\n  output wire2_19;\n  wire wire2_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:21.10-21.19\" *)\n  output wire30_48;\n  wire wire30_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:23.8-23.30\" *)\n  wire \\wire32_46_:missing_51 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:24.8-24.14\" *)\n  wire wire33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:30.8-30.17\" *)\n  wire wire36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:33.10-33.18\" *)\n  output wire3_18;\n  wire wire3_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:38.8-38.26\" *)\n  wire \\wire4_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:40.8-40.17\" *)\n  wire wire53_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:41.8-41.17\" *)\n  wire wire53_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:45.8-45.17\" *)\n  wire wire53_52;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:48.8-48.29\" *)\n  wire \\wire5_17_:missing_23 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:50.8-50.16\" *)\n  wire wire8_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:51.8-51.16\" *)\n  wire wire8_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:54.8-54.27\" *)\n  wire \\wire:missing_12_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:55.8-55.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:56.8-56.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:59.8-59.27\" *)\n  wire \\wire:missing_43_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:60.8-60.24\" *)\n  wire \\wire:missing_50 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:61.9-61.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_14_15_16 = 1'hx;\n  assign wire13_14_15_24 = 1'h1;\n  assign wire13_18 = 1'hx;\n  assign wire17 = 1'h1;\n  assign wire21_26 = 1'h1;\n  assign wire29_49 = 1'h1;\n  assign wire2_19 = 1'hx;\n  assign wire30_48 = 1'h1;\n  assign \\wire32_46_:missing_51  = 1'h0;\n  assign wire33 = 1'h1;\n  assign wire36_45 = 1'h1;\n  assign wire3_18 = 1'hx;\n  assign \\wire4_:missing_22  = 1'h0;\n  assign wire53_16 = 1'hx;\n  assign wire53_19 = 1'hx;\n  assign wire53_52 = 1'h1;\n  assign \\wire5_17_:missing_23  = 1'h1;\n  assign wire8_12 = 1'h1;\n  assign wire8_37 = 1'h0;\n  assign \\wire:missing_12_26  = 1'h1;\n  assign \\wire:missing_20  = 1'h1;\n  assign \\wire:missing_21  = 1'h1;\n  assign \\wire:missing_43_47  = 1'h1;\n  assign \\wire:missing_50  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:26:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35/src/top.v'.\nSBY  3:26:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] Copy '/tmp/fuzzmount2DDF5D8C/FAC49AE6.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35/src/FAC49AE6.v'.\nSBY  3:26:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] Copy '/tmp/fuzzmount2DDF5D8C/FAC49AE6.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35/src/FAC49AE6.post.v'.\nSBY  3:26:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: abc pdr\nSBY  3:26:44 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:78$52_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:78$52.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:81$55_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:81$55.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:68$42_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:68$42.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:63$37_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/FAC49AE6.v:63$37.Y and constant 1'1 in presynth: Resolved using constant.\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  3:26:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: Warning: Wire presynth.\\wire13_14_15_16 is used but has no driver.\nSBY  3:26:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] base: finished (returncode=0)\nSBY  3:26:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:26:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] aig: Warning: Wire presynth.\\wire2_19 is used but has no driver.\nSBY  3:26:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] aig: Warning: Wire presynth.\\wire13_14_15_16 is used but has no driver.\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] aig: finished (returncode=0)\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: Warning: The network has no constraints.\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: finished (returncode=0)\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] engine_0: Status returned by engine: FAIL\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35'.\nSBY  3:26:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyb553j35] DONE (FAIL, rc=2)\n", :err ""}}}