module wideexpr_00322(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +((^(+(u1)))<<<(1'b0));
  assign y1 = ~^(6'sb010001);
  assign y2 = (^(((u4)^(3'sb000))>>>(({$signed(s2)})|((~^(s0))!=((5'b10111)==(1'sb0))))))<<<(u7);
  assign y3 = 3'sb000;
  assign y4 = $signed(s3);
  assign y5 = (ctrl[7]?$signed((((((s2)<<<(^(s5)))&(((s3)^~(s0))+(5'sb01100)))>>(($signed({1{5'sb01011}}))<<<(-(-(s3)))))>>>(2'sb11))<=(-((ctrl[5]?(ctrl[4]?(2'sb11)^~($signed(u1)):3'sb001):+(((s6)-(s4))-(s4)))))):(s6)<=({4{((-($signed((ctrl[3]?5'sb01000:3'sb011))))+(s0))<<<(s1)}}));
  assign y6 = 1'b1;
  assign y7 = (ctrl[3]?$unsigned(5'sb01011):+(({1{$unsigned(s1)}})^~(|((s4)-(s4)))));
endmodule
