#lay_class: bag3_digital.layout.stdcells.util.STDCellWrapper
sch_class: bag3_digital.schematic.flop_scan_rstlb.bag3_digital__flop_scan_rstlb
impl_lib: AAA_BAG3_DIGITAL_TEST
impl_cell: FLOP_SCAN_RSTLB
root_dir: gen_outputs/flop_scan_rstlb
model_supply_wrap_mode: TOP
model_type: VERILOG
name_prefix: ''
name_suffix: ''
exact_cell_names: [flop_scan_rstlb]

params:
#  cls_name: bag3_digital.layout.stdcells.memory.FlopScanRstlbTwoTile
#  draw_taps: True
#  params:
#    pinfo:
#      lch: 30
#      top_layer: 4
#      row_specs:
#        - mos_type: nch
#          width: 84
#          threshold: lvt
#          bot_wires:
#            data: ['sup', 'sig<0:1>']
#            shared: ['sup']
#          top_wires: ['sig<0:1>']
#          flip: True
#        - mos_type: pch
#          width: 110
#          threshold: lvt
#          bot_wires: ['sig<0:1>']
#          top_wires:
#            data: ['sig<0:1>', 'sup']
#            shared: ['sup']
#      tr_widths:
#        sup: {2: 2}
#        sig: {2: 1}
#      tr_spaces: {}
  lch: 30
  th_p: standard
  th_n: standard
  seg_dict:
    buf: 1
    in: 1
    keep: 1
    mux: 1
    out: 1
    pass: 1
    rst: 1
  w_dict:
    n_buf: 84
    n_in: 84
    n_keep: 84
    n_mux: 84
    n_out: 84
    n_pass: 84
    n_rst: 84
    p_buf: 110
    p_in: 110
    p_keep: 110
    p_mux: 110
    p_out: 110
    p_pass: 10
    p_rst: 110

model_params:
  XCLK: {view_name: ''}
  XFB: {view_name: ''}
  XIN: {view_name: ''}
  XKEEP: {view_name: ''}
  XMUX: {view_name: ''}
  XNAND: {view_name: ''}
  XOUT: {view_name: ''}
  XPASS: {view_name: ''}
  XRST: {view_name: ''}
  XSE: {view_name: ''}
  XSI: {view_name: ''}
  XSUM0: {view_name: ''}
  XSUM1: {view_name: ''}
  XSUM2: {view_name: ''}
