AuthorID,Author,Date,Content,Attachments,Reactions
"169786952432746498","mithro_","2025-11-28T23:15:34.8050000+00:00","Started a thread.","",""
"169786952432746498","mithro_","2025-11-28T23:16:42.9720000+00:00","How are you running the precheck on GitHub Actions? Are you using custom runners? I thought that the precheck was too resource heavy for the actions?","",""
"169786952432746498","mithro_","2025-11-28T23:19:20.7580000+00:00","@carlfk / @logic anarchy - Do you think we could get this running on fpgas.online? I'm guessing the issue is SDRAM controller and https://fpgas.online only having Arty boards with DDR3? 

@carlfk - Did I ever end up giving you ulx3s boards or did they all end up in my shipping container? I think I had them as the 3rd priority FPGAs to get onto https://fpgas.online behind the NeTV2 boards?","",""
"443147704126668801","carlfk","2025-11-28T23:21:45.3520000+00:00","I don't think you gave me or I have any ulx3s","",""
"169786952432746498","mithro_","2025-11-28T23:22:19.7200000+00:00","@logic anarchy - I assume you are using ulx3s boards?","",""
"840182560252624916","logic_anarchy","2025-11-28T23:22:43.0680000+00:00","Yes, best board on earth ðŸ™‚","",""
"840182560252624916","logic_anarchy","2025-11-28T23:25:59.3490000+00:00","The FPGA design targets multiple boards.

ASIC  and ULX3s  differs  only in the top-level  module.
The underlying hierarchy remains identical in behavior.","",""
"840182560252624916","logic_anarchy","2025-11-28T23:26:54.9500000+00:00","I need only 32MiB SDRAM, I could built top for ARTIX7, ecp5, cyclone, gatemate, ...","",""
"840182560252624916","logic_anarchy","2025-11-28T23:27:59.9480000+00:00","@Tim 'mithro' Ansell @GoranMahovlic sells ulx3s on https://www.ebay.de/itm/385678851894?_skw=ulx3s&itmmeta=01KB6CNS3DATNKFMD1BADXY67H&hash=item59cc403f36:g:EbYAAOSwdBpjvJtw&itmprp=enc%3AAQAKAAAA4FkggFvd1GGDu0w3yXCmi1fwK1STpgN5pylpk0DDHI4qgOMwtWMnwHddsMaZ--aq3DW7e3EB8j26DYmkpKx441kiUMlJEmXbwEMNnBW7WPlmo61%2FPLyYGXGuiYPxwJymjdgnkgawKFn0aUZLj6ciIwu7V5bQdM2l3YaVkC3ZJ5Ai6WuIb0GcpLzbmOTZbEXIHHz3VEGlr8alajydtJqUfaQeXUS74VKBttzRMap%2FJEPuQYDY5W%2BG2KqT6kCAC5MM1Z9NmjHYoWPaGpRD9kQiXn3N3r%2B83W3rk92piNCIaEjn%7Ctkp%3ABk9SR-KS18zZZg","",""
"169786952432746498","mithro_","2025-11-28T23:29:11.7970000+00:00","I had a video chat with @GoranMahovlic a while back and he offered to help with supplying the ulx3s for https://fpgas.online and wafer.space related stuff","","ðŸŽ‰ (1)"
"840182560252624916","logic_anarchy","2025-11-28T23:32:07.7730000+00:00","The designs fits into 12f","",""
"840182560252624916","logic_anarchy","2025-11-28T23:34:19.6420000+00:00","Do you want ASIC-like behavior, or can I optimize it further? I can add more cache (more ways), more TLBs, and still clock it at 70 MHz on the ECP5.","",""
"840182560252624916","logic_anarchy","2025-11-28T23:35:37.7870000+00:00","I support these models","project-template_media/image-68F5E.png",""
"840182560252624916","logic_anarchy","2025-11-28T23:36:49.6970000+00:00","But after the deadline, Iâ€™m going to heavily rework this repo so itâ€™s based on the ASIC design. After that, Iâ€™ll probably only support ULX3S, iCEPi, and the QMTech Wukong.","",""
