Analysis & Synthesis report for gpu
Tue Nov 28 14:50:51 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |gpu|decodeAndMap:d0|connectVerticies:c0|y
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for User Entity Instance: decodeAndMap:d0
 22. Parameter Settings for User Entity Instance: decodeAndMap:d0|connectVerticies:c0
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "decodeAndMap:d0|connectVerticies:c0"
 26. Port Connectivity Checks: "decodeAndMap:d0|shapeTypeLUT:s0"
 27. Port Connectivity Checks: "decodeAndMap:d0"
 28. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages
 32. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 28 14:50:51 2023           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; gpu                                             ;
; Top-level Entity Name           ; gpu                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 77                                              ;
; Total pins                      ; 44                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 230,400                                         ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; gpu                ; gpu                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; shapeTypeLUT.v                       ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v                        ;         ;
; gpu.v                                ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/gpu.v                                 ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File   ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v                 ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v          ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v  ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File        ; C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v             ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                       ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_c7m1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf                ;         ;
; db/decode_nma.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf                     ;         ;
; db/decode_g2a.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf                     ;         ;
; db/mux_2hb.tdf                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf                        ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/desl/quartus18/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf                     ;         ;
+--------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1035                       ;
;                                             ;                            ;
; Combinational ALUT usage for logic          ; 1899                       ;
;     -- 7 input functions                    ; 13                         ;
;     -- 6 input functions                    ; 155                        ;
;     -- 5 input functions                    ; 131                        ;
;     -- 4 input functions                    ; 260                        ;
;     -- <=3 input functions                  ; 1340                       ;
;                                             ;                            ;
; Dedicated logic registers                   ; 77                         ;
;                                             ;                            ;
; I/O pins                                    ; 44                         ;
; Total MLAB memory bits                      ; 0                          ;
; Total block memory bits                     ; 230400                     ;
;                                             ;                            ;
; Total DSP Blocks                            ; 0                          ;
;                                             ;                            ;
; Total PLLs                                  ; 1                          ;
;     -- PLLs                                 ; 1                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; decodeAndMap:d0|Decoder0~0 ;
; Maximum fan-out                             ; 289                        ;
; Total fan-out                               ; 7896                       ;
; Average fan-out                             ; 3.77                       ;
+---------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+
; |gpu                                                    ; 1899 (0)            ; 77 (0)                    ; 230400            ; 0          ; 44   ; 0            ; |gpu                                                                                                ; gpu                    ; work         ;
;    |decodeAndMap:d0|                                    ; 1811 (871)          ; 43 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0                                                                                ; decodeAndMap           ; work         ;
;       |connectVerticies:c0|                             ; 226 (226)           ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|connectVerticies:c0                                                            ; connectVerticies       ; work         ;
;       |incrementalRotation:i0|                          ; 714 (714)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|decodeAndMap:d0|incrementalRotation:i0                                                         ; incrementalRotation    ; work         ;
;    |vga_adapter:VGA|                                    ; 88 (2)              ; 34 (0)                    ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 32 (0)              ; 8 (0)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_c7m1:auto_generated|               ; 32 (0)              ; 8 (8)                     ; 230400            ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated                          ; altsyncram_c7m1        ; work         ;
;             |decode_g2a:rden_decode_b|                  ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b ; decode_g2a             ; work         ;
;             |decode_nma:decode2|                        ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2       ; decode_nma             ; work         ;
;             |mux_2hb:mux3|                              ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3             ; mux_2hb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 43 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |gpu|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 76800        ; 3            ; 76800        ; 3            ; 230400 ; black.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |gpu|decodeAndMap:d0|connectVerticies:c0|y ;
+------+-----+-----+-----+-----------------------------------+
; Name ; y.D ; y.C ; y.B ; y.A                               ;
+------+-----+-----+-----+-----------------------------------+
; y.A  ; 0   ; 0   ; 0   ; 0                                 ;
; y.B  ; 0   ; 0   ; 1   ; 1                                 ;
; y.C  ; 0   ; 1   ; 0   ; 1                                 ;
; y.D  ; 1   ; 0   ; 0   ; 1                                 ;
+------+-----+-----+-----+-----------------------------------+


+----------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                      ;
+------------------------------------------------------+--------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal      ; Free of Timing Hazards ;
+------------------------------------------------------+--------------------------+------------------------+
; decodeAndMap:d0|WE                                   ; decodeAndMap:d0|WideOr31 ; yes                    ;
; decodeAndMap:d0|currentStartX[6]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[6]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentEndY[9]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[9]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[8]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[8]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[7]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[7]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[6]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[6]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[5]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[5]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[4]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[4]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[3]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[3]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[2]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[2]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[1]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[1]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndY[0]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartY[0]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[9]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[9]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[8]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[8]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[7]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[7]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[5]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[5]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[4]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[4]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[3]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[3]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[2]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[2]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[1]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[1]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|currentEndX[0]                       ; decodeAndMap:d0|Mux5     ; yes                    ;
; decodeAndMap:d0|currentStartX[0]                     ; decodeAndMap:d0|WideOr29 ; yes                    ;
; decodeAndMap:d0|Y[4]                                 ; decodeAndMap:d0|WideOr26 ; yes                    ;
; decodeAndMap:d0|Y[3]                                 ; decodeAndMap:d0|WideOr26 ; yes                    ;
; decodeAndMap:d0|Y[2]                                 ; decodeAndMap:d0|WideOr26 ; yes                    ;
; decodeAndMap:d0|Y[1]                                 ; decodeAndMap:d0|WideOr26 ; yes                    ;
; decodeAndMap:d0|Y[0]                                 ; decodeAndMap:d0|WideOr26 ; yes                    ;
; decodeAndMap:d0|v0[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[40]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[41]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[21]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[20]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[19]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[44]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[43]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[42]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v1[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v2[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v3[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v5[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v4[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; decodeAndMap:d0|v0[39]                               ; decodeAndMap:d0|v0[0]    ; yes                    ;
; Number of user-specified and inferred latches = 340  ;                          ;                        ;
+------------------------------------------------------+--------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; decodeAndMap:d0|y[5]                    ; Stuck at GND due to stuck port data_in ;
; decodeAndMap:d0|connectVerticies:c0|y~2 ; Lost fanout                            ;
; decodeAndMap:d0|connectVerticies:c0|y~3 ; Lost fanout                            ;
; decodeAndMap:d0|connectVerticies:c0|y~4 ; Lost fanout                            ;
; Total Number of Removed Registers = 4   ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 77    ;
; Number of registers using Synchronous Clear  ; 41    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |gpu|vga_adapter:VGA|vga_controller:controller|yCounter[1]                                                   ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|outX[8]                                                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|outY[7]                                                             ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |gpu|decodeAndMap:d0|connectVerticies:c0|err[3]                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|Mux5                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|Mux61                                                                                   ;
; 3:1                ; 66 bits   ; 132 LEs       ; 132 LEs              ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|Selector473                                                                             ;
; 3:1                ; 131 bits  ; 262 LEs       ; 262 LEs              ; 0 LEs                  ; No         ; |gpu|decodeAndMap:d0|Selector556                                                                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |gpu|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3|l4_w2_n0_mux_dataout ;
; 64:1               ; 12 bits   ; 504 LEs       ; 84 LEs               ; 420 LEs                ; No         ; |gpu|decodeAndMap:d0|Add7                                                                                    ;
; 9:1                ; 12 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |gpu|decodeAndMap:d0|Mux7                                                                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |gpu|decodeAndMap:d0|Mux13                                                                                   ;
; 10:1               ; 20 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; No         ; |gpu|decodeAndMap:d0|Mux40                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 320x240   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 17                   ; Signed Integer          ;
; NUMWORDS_A                         ; 76800                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 17                   ; Signed Integer          ;
; NUMWORDS_B                         ; 76800                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_c7m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 320x240    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodeAndMap:d0 ;
+-----------------+-----------+--------------------------------+
; Parameter Name  ; Value     ; Type                           ;
+-----------------+-----------+--------------------------------+
; X_SCREEN_PIXELS ; 101000000 ; Unsigned Binary                ;
; Y_SCREEN_PIXELS ; 11110000  ; Unsigned Binary                ;
+-----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decodeAndMap:d0|connectVerticies:c0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; A              ; 000   ; Unsigned Binary                                         ;
; B              ; 001   ; Unsigned Binary                                         ;
; C              ; 010   ; Unsigned Binary                                         ;
; D              ; 011   ; Unsigned Binary                                         ;
; E              ; 100   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 76800                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 76800                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|connectVerticies:c0"                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; startX ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; startY ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; endX   ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; endY   ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0|shapeTypeLUT:s0"                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; numVerticies ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decodeAndMap:d0"                                                                                                          ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; drawY ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (8 bits) it drives; bit(s) "drawY[8..8]" have no fanouts ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 77                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 15                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR SLD      ; 18                          ;
;     SCLR              ; 3                           ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 1900                        ;
;     arith             ; 309                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 133                         ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 64                          ;
;     extend            ; 13                          ;
;         7 data inputs ; 13                          ;
;     normal            ; 998                         ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 22                          ;
;         3 data inputs ; 496                         ;
;         4 data inputs ; 257                         ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 155                         ;
;     shared            ; 580                         ;
;         0 data inputs ; 38                          ;
;         1 data inputs ; 106                         ;
;         2 data inputs ; 242                         ;
;         3 data inputs ; 194                         ;
; boundary_port         ; 44                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Tue Nov 28 14:50:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gpu -c gpu
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file shapetypelut.v
    Info (12023): Found entity 1: shapeTypeLUT File: C:/Users/henvill1/verilog-gpu/src/shapeTypeLUT.v Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file gpu.v
    Info (12023): Found entity 1: gpu File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 2
    Info (12023): Found entity 2: decodeAndMap File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 68
    Info (12023): Found entity 3: incrementalRotation File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 396
    Info (12023): Found entity 4: connectVerticies File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 456
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 78
Info (12127): Elaborating entity "gpu" for the top level hierarchy
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 58
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7m1.tdf
    Info (12023): Found entity 1: altsyncram_c7m1 File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_c7m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/henvill1/verilog-gpu/src/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/henvill1/verilog-gpu/src/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/henvill1/verilog-gpu/src/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3" File: C:/Users/henvill1/verilog-gpu/src/db/altsyncram_c7m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/desl/quartus18/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/henvill1/verilog-gpu/src/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "decodeAndMap" for hierarchy "decodeAndMap:d0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at gpu.v(133): object "doneDrawingShape" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at gpu.v(371): object "doNext" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 371
Warning (10230): Verilog HDL assignment warning at gpu.v(143): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 143
Warning (10230): Verilog HDL assignment warning at gpu.v(144): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 144
Warning (10230): Verilog HDL assignment warning at gpu.v(145): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 145
Warning (10230): Verilog HDL assignment warning at gpu.v(146): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 146
Warning (10230): Verilog HDL assignment warning at gpu.v(152): truncated value with size 16 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 152
Warning (10230): Verilog HDL assignment warning at gpu.v(153): truncated value with size 16 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 153
Warning (10230): Verilog HDL assignment warning at gpu.v(159): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 159
Warning (10230): Verilog HDL assignment warning at gpu.v(160): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 160
Warning (10230): Verilog HDL assignment warning at gpu.v(166): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 166
Warning (10230): Verilog HDL assignment warning at gpu.v(167): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 167
Warning (10230): Verilog HDL assignment warning at gpu.v(173): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 173
Warning (10230): Verilog HDL assignment warning at gpu.v(174): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 174
Warning (10230): Verilog HDL assignment warning at gpu.v(175): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 175
Warning (10230): Verilog HDL assignment warning at gpu.v(176): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 176
Warning (10230): Verilog HDL assignment warning at gpu.v(182): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 182
Warning (10230): Verilog HDL assignment warning at gpu.v(183): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 183
Warning (10230): Verilog HDL assignment warning at gpu.v(189): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 189
Warning (10230): Verilog HDL assignment warning at gpu.v(190): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 190
Warning (10230): Verilog HDL assignment warning at gpu.v(196): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 196
Warning (10230): Verilog HDL assignment warning at gpu.v(197): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 197
Warning (10230): Verilog HDL assignment warning at gpu.v(202): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 202
Warning (10230): Verilog HDL assignment warning at gpu.v(203): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 203
Warning (10230): Verilog HDL assignment warning at gpu.v(208): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 208
Warning (10230): Verilog HDL assignment warning at gpu.v(209): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 209
Warning (10230): Verilog HDL assignment warning at gpu.v(214): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 214
Warning (10230): Verilog HDL assignment warning at gpu.v(215): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 215
Warning (10230): Verilog HDL assignment warning at gpu.v(220): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 220
Warning (10230): Verilog HDL assignment warning at gpu.v(221): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 221
Warning (10230): Verilog HDL assignment warning at gpu.v(228): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 228
Warning (10230): Verilog HDL assignment warning at gpu.v(233): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 233
Warning (10270): Verilog HDL Case Statement warning at gpu.v(139): incomplete case statement has no default case item File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 139
Warning (10230): Verilog HDL assignment warning at gpu.v(258): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 258
Warning (10230): Verilog HDL assignment warning at gpu.v(259): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 259
Warning (10230): Verilog HDL assignment warning at gpu.v(260): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 260
Warning (10230): Verilog HDL assignment warning at gpu.v(261): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 261
Warning (10230): Verilog HDL assignment warning at gpu.v(267): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 267
Warning (10230): Verilog HDL assignment warning at gpu.v(268): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 268
Warning (10230): Verilog HDL assignment warning at gpu.v(269): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 269
Warning (10230): Verilog HDL assignment warning at gpu.v(270): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 270
Warning (10230): Verilog HDL assignment warning at gpu.v(276): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 276
Warning (10230): Verilog HDL assignment warning at gpu.v(277): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 277
Warning (10230): Verilog HDL assignment warning at gpu.v(278): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 278
Warning (10230): Verilog HDL assignment warning at gpu.v(279): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 279
Warning (10230): Verilog HDL assignment warning at gpu.v(285): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 285
Warning (10230): Verilog HDL assignment warning at gpu.v(286): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 286
Warning (10230): Verilog HDL assignment warning at gpu.v(287): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 287
Warning (10230): Verilog HDL assignment warning at gpu.v(288): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 288
Warning (10230): Verilog HDL assignment warning at gpu.v(294): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 294
Warning (10230): Verilog HDL assignment warning at gpu.v(295): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 295
Warning (10230): Verilog HDL assignment warning at gpu.v(296): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 296
Warning (10230): Verilog HDL assignment warning at gpu.v(297): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 297
Warning (10230): Verilog HDL assignment warning at gpu.v(303): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 303
Warning (10230): Verilog HDL assignment warning at gpu.v(304): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 304
Warning (10230): Verilog HDL assignment warning at gpu.v(305): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 305
Warning (10230): Verilog HDL assignment warning at gpu.v(306): truncated value with size 32 to match size of target (11) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 306
Warning (10230): Verilog HDL assignment warning at gpu.v(313): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 313
Warning (10230): Verilog HDL assignment warning at gpu.v(318): truncated value with size 32 to match size of target (6) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 318
Warning (10270): Verilog HDL Case Statement warning at gpu.v(254): incomplete case statement has no default case item File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 254
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "Y", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "activate", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "currentStartX", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "currentStartY", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "WE", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "lastConnectState", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "currentEndX", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "currentEndY", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "enableSingleRotation", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v0", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v1", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v2", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v3", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v4", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v5", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v6", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v7", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v8", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v9", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v10", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Warning (10240): Verilog HDL Always Construct warning at gpu.v(137): inferring latch(es) for variable "v11", which holds its previous value in one or more paths through the always construct File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v11[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v10[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v9[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v8[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v7[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v6[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v5[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v4[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v3[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v2[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v1[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[11]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[12]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[13]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[14]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[15]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[16]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[17]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[18]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[19]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[20]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[21]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[22]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[23]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[24]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[25]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[26]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[27]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[28]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[29]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[30]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[31]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[32]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[33]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[34]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[35]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[36]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[37]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[38]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[39]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[40]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[41]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[42]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[43]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[44]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[45]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[46]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "v0[47]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "enableSingleRotation" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndY[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentEndX[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "lastConnectState[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "WE" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartY[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[6]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[7]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[8]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[9]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "currentStartX[10]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "activate" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[0]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[1]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[2]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[3]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[4]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (10041): Inferred latch for "Y[5]" at gpu.v(137) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
Info (12128): Elaborating entity "shapeTypeLUT" for hierarchy "decodeAndMap:d0|shapeTypeLUT:s0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 126
Info (12128): Elaborating entity "connectVerticies" for hierarchy "decodeAndMap:d0|connectVerticies:c0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 127
Warning (10036): Verilog HDL or VHDL warning at gpu.v(476): object "up" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 476
Warning (10036): Verilog HDL or VHDL warning at gpu.v(476): object "right" assigned a value but never read File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 476
Warning (10230): Verilog HDL assignment warning at gpu.v(526): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 526
Warning (10230): Verilog HDL assignment warning at gpu.v(527): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 527
Warning (10230): Verilog HDL assignment warning at gpu.v(531): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 531
Warning (10230): Verilog HDL assignment warning at gpu.v(532): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 532
Warning (10230): Verilog HDL assignment warning at gpu.v(538): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 538
Warning (10230): Verilog HDL assignment warning at gpu.v(542): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 542
Warning (10230): Verilog HDL assignment warning at gpu.v(546): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 546
Warning (10230): Verilog HDL assignment warning at gpu.v(547): truncated value with size 32 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 547
Warning (10230): Verilog HDL assignment warning at gpu.v(551): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 551
Warning (10230): Verilog HDL assignment warning at gpu.v(552): truncated value with size 10 to match size of target (9) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 552
Info (12128): Elaborating entity "incrementalRotation" for hierarchy "decodeAndMap:d0|incrementalRotation:i0" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 128
Warning (10230): Verilog HDL assignment warning at gpu.v(426): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 426
Warning (10230): Verilog HDL assignment warning at gpu.v(427): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 427
Warning (10230): Verilog HDL assignment warning at gpu.v(428): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 428
Warning (10230): Verilog HDL assignment warning at gpu.v(429): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 429
Warning (10230): Verilog HDL assignment warning at gpu.v(430): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 430
Warning (10230): Verilog HDL assignment warning at gpu.v(431): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 431
Warning (10230): Verilog HDL assignment warning at gpu.v(432): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 432
Warning (10230): Verilog HDL assignment warning at gpu.v(433): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 433
Warning (10230): Verilog HDL assignment warning at gpu.v(434): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 434
Warning (10230): Verilog HDL assignment warning at gpu.v(435): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 435
Warning (10230): Verilog HDL assignment warning at gpu.v(436): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 436
Warning (10230): Verilog HDL assignment warning at gpu.v(437): truncated value with size 96 to match size of target (48) File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 437
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch decodeAndMap:d0|WE has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 78
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentEndY[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndY[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartY[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|currentEndX[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|currentStartX[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|Y[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|Y[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|Y[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|Y[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|Y[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v0[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[40] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v4[41] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v1[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[21] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[20] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v2[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v5[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[19] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[44] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[43] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[42] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[39] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[38] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[37] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[36] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[35] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|activate has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 123
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|lastConnectState[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|lastConnectState[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|lastConnectState[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|lastConnectState[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|enableSingleRotation has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 124
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[28] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[27] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[26] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[25] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[24] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v2[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[23] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v2[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[22] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[31] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[30] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[29] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[15] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[46] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[47] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[14] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[45] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[13] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[12] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[11] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[10] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[18] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[9] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v1[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[17] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[8] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[16] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[7] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[6] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[5] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[4] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[3] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[34] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v2[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
Warning (13012): Latch decodeAndMap:d0|v3[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[2] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[33] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[1] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[32] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v1[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v2[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v3[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v5[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v4[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13012): Latch decodeAndMap:d0|v0[0] has unsafe behavior File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 137
    Warning (13013): Ports D and ENA on the latch are fed by the same signal decodeAndMap:d0|y[4] File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 373
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/henvill1/verilog-gpu/src/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 20
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/henvill1/verilog-gpu/src/gpu.v Line: 19
Info (21057): Implemented 1988 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1913 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1185 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Tue Nov 28 14:50:51 2023
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/henvill1/verilog-gpu/src/output_files/gpu.map.smsg.


