head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.20
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.18
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.16
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.14
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.12
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.10
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.8
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.6
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2007.08.28.17.36.34;	author hjl;	state Exp;
branches;
next	;


desc
@@


1.1
log
@gas/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* config/tc-i386.c (process_suffix): Handle cmpxchg8b in
	Intel mode.

gas/testsuite/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* gas/i386/mem.s: New. Add tests for instructions with one
	memory operand.
	* gas/i386/x86-64-mem.s: Likewise.

	* gas/i386/mem-intel.d: Updated.
	* gas/i386/mem.d: Likewise.
	* gas/i386/x86-64-mem-intel.d: Likewise.
	* gas/i386/x86-64-mem.d: Likewise.

opcodes/

2007-08-28  H.J. Lu  <hongjiu.lu@@intel.com>

	* i386-dis.c (Md): New.
	(grps): Use 0 on invlpg.  Use M on fxsave and fxrstor.  Use
	Md on ldmxcsr and stmxcsr.  Use b_mode on clflush.
	(OP_0fae): Clear bytemode for sfence.
@
text
@#as: -J
#objdump: -dw
#name: x86-64 mem

.*: +file format .*

Disassembly of section .text:

0+ <_start>:
[ 	]*[a-f0-9]+:	0f 01 06             	sgdt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 0e             	sidt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 16             	lgdt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 1e             	lidt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 0e             	cmpxchg8b \(%rsi\)
[ 	]*[a-f0-9]+:	48 0f c7 0e          	cmpxchg16b \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 36             	vmptrld \(%rsi\)
[ 	]*[a-f0-9]+:	66 0f c7 36          	vmclear \(%rsi\)
[ 	]*[a-f0-9]+:	f3 0f c7 36          	vmxon  \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 3e             	vmptrst \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 06             	fxsave \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 0e             	fxrstor \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 16             	ldmxcsr \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 1e             	stmxcsr \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 3e             	clflush \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 06             	sgdt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 0e             	sidt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 16             	lgdt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 1e             	lidt   \(%rsi\)
[ 	]*[a-f0-9]+:	0f 01 3e             	invlpg \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 0e             	cmpxchg8b \(%rsi\)
[ 	]*[a-f0-9]+:	48 0f c7 0e          	cmpxchg16b \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 36             	vmptrld \(%rsi\)
[ 	]*[a-f0-9]+:	66 0f c7 36          	vmclear \(%rsi\)
[ 	]*[a-f0-9]+:	f3 0f c7 36          	vmxon  \(%rsi\)
[ 	]*[a-f0-9]+:	0f c7 3e             	vmptrst \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 06             	fxsave \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 0e             	fxrstor \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 16             	ldmxcsr \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 1e             	stmxcsr \(%rsi\)
[ 	]*[a-f0-9]+:	0f ae 3e             	clflush \(%rsi\)
#pass
@
