Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 87a60a978ac0479496e06744ecf6df3b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_FDivider_behav xil_defaultlib.tb_FDivider xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Project_Lib/MySoureCode-Backup/VIVADO/Experiment/EX2_FDivider/EX2_FDivider.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Project_Lib/MySoureCode-Backup/VIVADO/Experiment/EX2_FDivider/EX2_FDivider.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.odd_divider(NUM_DIV=7)
Compiling module xil_defaultlib.FDivider_default
Compiling module xil_defaultlib.tb_FDivider
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_FDivider_behav
