<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_microblaze_0_1_synth_1" LaunchDir="D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_microblaze_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_lmb_bram_1_synth_1" LaunchDir="D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_lmb_bram_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_IOT_0_1_synth_1" LaunchDir="D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_IOT_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_xbar_1_synth_1" LaunchDir="D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/design_1_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/Lesson/TERM7/FPGA/Szamani/Project/project_4/project_4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_microblaze_0_1_synth_1"/>
		<Parent Id="design_1_lmb_bram_1_synth_1"/>
		<Parent Id="design_1_IOT_0_1_synth_1"/>
		<Parent Id="design_1_xbar_1_synth_1"/>
	</Run>
</Runs>

