Abu-Dayya, A. A. and Beaulieu, N. C. 1994. Comparison of methods of computing correlated lognormal sum distributions and outages for digital wireless applications. In Proceedings of the IEEE 44th Vehicular Technology Conference. 175--179.
Emrah Acar , Anirudh Devgan , Rahul Rao , Ying Liu , Haihua Su , Sani Nassif , Jeffrey Burns, Leakage and leakage sensitivity computation for combinational circuits, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871532]
Aseem Agarwal , David Blaauw , Vladimir Zolotov , Savithri Sundareswaran , Min Zhao , Kaushik Gala , Rajendran Panda, Statistical delay computation considering spatial correlations, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119825]
Bowman, K. A., Wang, L., Tang, X., and Meindl, J. D. 2001. A circuit level perspective of the optimum gate oxide thickness. IEEE Trans. Electron. Dev. 48, 8 (Aug.), 1800--1810.
Caldwell, A., Kahng, A. B., and Markov, I. 2000. Capo: A large-scale fixed-die placer from UCLA. http://vlsicad.ucsd.edu/GSRC/bookshelf/Slots/Placement.
Hongliang Chang , Sachin S. Sapatnekar, Statistical Timing Analysis Considering Spatial Correlations using a Single Pert-Like Traversal, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.621, November 09-13, 2003[doi>10.1109/ICCAD.2003.129]
Hongliang Chang , Sachin S. Sapatnekar, Full-chip analysis of leakage power under process variations, including spatial correlations, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065716]
Paul Friedberg , Yu Cao , Jason Cain , Ruth Wang , Jan Rabaey , Costas Spanos, Modeling Within-Die Spatial Correlation Effects for Process-Design Co-Optimization, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.516-521, March 21-23, 2005[doi>10.1109/ISQED.2005.82]
Mahesh Ketkar , Sachin S. Sapatnekar, Standby power optimization via transistor sizing and dual threshold voltage assignment, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.375-378, November 10-14, 2002, San Jose, California[doi>10.1145/774572.774628]
Dongwoo Lee , Wesley Kwong , David Blaauw , Dennis Sylvester, Analysis and minimization techniques for total leakage considering gate oxide leakage, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775878]
Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871549]
Farid N. Najm, A survey of power estimation techniques in VLSI circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.446-455, Dec. 1994[doi>10.1109/92.335013]
Nanoscale Integration and Modeling Group. 2005. Berkeley predictive technology model (BPTM). http://www.eas.asu.edu/~ptm.
Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 Î¼m CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566415]
Papoulis, A. and Pillai, S. U. 2002. Probability, Random Variables, and Stochastic Processes. McGraw-Hill, Boston, MA.
Rajeev R. Rao , Anirudh Devgan , David Blaauw , Dennis Sylvester, Parametric yield estimation considering leakage variability, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996693]
Rajeev Rao , Ashish Srivastava , David Blaauw , Dennis Sylvester, Statistical estimation of leakage current considering inter- and intra-die process variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871530]
Semiconductor Industry Association. 1997--2005. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
Supamas Sirichotiyakul , Tim Edwards , Chanhee Oh , Jingyan Zuo , Abhijit Dharchoudhury , Rajendran Panda , David Blaauw, Stand-by power minimization through simultaneous threshold voltage selection and circuit sizing, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.436-441, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309975]
Ashish Srivastava , Robert Bai , David Blaauw , Dennis Sylvester, Modeling and analysis of leakage power considering within-die process variations, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA[doi>10.1145/566408.566426]
Ashish Srivastava , Saumil Shah , Kanak Agarwal , Dennis Sylvester , David Blaauw , Stephen Director, Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065718]
Stine, B. E., Boning, D. S., and Chung, J. E. 1997. Analysis and decomposition of spatial variation in integrated circuit processes and devices. IEEE Trans. Semiconduct. Manuf. 10, 1 (Feb.), 24--41.
Anup Kumar Sultania , Dennis Sylvester , Sachin S. Sapatnekar, Tradeoffs between date oxide leakage and delay for dual Toxcircuits, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996773]
Yuan Taur , Tak H. Ning, Fundamentals of modern VLSI devices, Cambridge University Press, New York, NY, 1998
Jinjun Xiong , Vladimir Zolotov , Lei He, Robust extraction of spatial correlation, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA[doi>10.1145/1123008.1123011]
