// Seed: 1223979936
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2++ - 1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2
);
  uwire id_4 = id_1;
  wire  id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2;
  wire id_1;
  assign module_3.type_3 = 0;
endmodule
module module_3 (
    input tri0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    input wire id_11,
    output tri0 id_12,
    input tri1 id_13,
    input supply1 id_14
);
  always @(negedge 1) id_7 = 1;
  xor primCall (id_12, id_13, id_14, id_3, id_4, id_5, id_6, id_9);
  module_2 modCall_1 ();
endmodule
