# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 295 \
    name curStubsInLayer_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_0_data_V \
    op interface \
    ports { curStubsInLayer_0_data_V_address0 { O 6 vector } curStubsInLayer_0_data_V_ce0 { O 1 bit } curStubsInLayer_0_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 296 \
    name curStubsInLayer_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_1_data_V \
    op interface \
    ports { curStubsInLayer_1_data_V_address0 { O 6 vector } curStubsInLayer_1_data_V_ce0 { O 1 bit } curStubsInLayer_1_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 297 \
    name curStubsInLayer_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_2_data_V \
    op interface \
    ports { curStubsInLayer_2_data_V_address0 { O 6 vector } curStubsInLayer_2_data_V_ce0 { O 1 bit } curStubsInLayer_2_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 298 \
    name curStubsInLayer_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_3_data_V \
    op interface \
    ports { curStubsInLayer_3_data_V_address0 { O 6 vector } curStubsInLayer_3_data_V_ce0 { O 1 bit } curStubsInLayer_3_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 299 \
    name curStubsInLayer_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_4_data_V \
    op interface \
    ports { curStubsInLayer_4_data_V_address0 { O 6 vector } curStubsInLayer_4_data_V_ce0 { O 1 bit } curStubsInLayer_4_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 300 \
    name curStubsInLayer_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_5_data_V \
    op interface \
    ports { curStubsInLayer_5_data_V_address0 { O 6 vector } curStubsInLayer_5_data_V_ce0 { O 1 bit } curStubsInLayer_5_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 301 \
    name curStubsInLayer_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_6_data_V \
    op interface \
    ports { curStubsInLayer_6_data_V_address0 { O 6 vector } curStubsInLayer_6_data_V_ce0 { O 1 bit } curStubsInLayer_6_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 302 \
    name curStubsInLayer_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_7_data_V \
    op interface \
    ports { curStubsInLayer_7_data_V_address0 { O 6 vector } curStubsInLayer_7_data_V_ce0 { O 1 bit } curStubsInLayer_7_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 303 \
    name curStubsInLayer_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename curStubsInLayer_8_data_V \
    op interface \
    ports { curStubsInLayer_8_data_V_address0 { O 6 vector } curStubsInLayer_8_data_V_ce0 { O 1 bit } curStubsInLayer_8_data_V_q0 { I 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curStubsInLayer_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 304 \
    name curAllStubs_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_0_data_V \
    op interface \
    ports { curAllStubs_0_data_V_address0 { O 6 vector } curAllStubs_0_data_V_ce0 { O 1 bit } curAllStubs_0_data_V_we0 { O 1 bit } curAllStubs_0_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 305 \
    name curAllStubs_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_1_data_V \
    op interface \
    ports { curAllStubs_1_data_V_address0 { O 6 vector } curAllStubs_1_data_V_ce0 { O 1 bit } curAllStubs_1_data_V_we0 { O 1 bit } curAllStubs_1_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 306 \
    name curAllStubs_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_2_data_V \
    op interface \
    ports { curAllStubs_2_data_V_address0 { O 6 vector } curAllStubs_2_data_V_ce0 { O 1 bit } curAllStubs_2_data_V_we0 { O 1 bit } curAllStubs_2_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 307 \
    name curAllStubs_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_3_data_V \
    op interface \
    ports { curAllStubs_3_data_V_address0 { O 6 vector } curAllStubs_3_data_V_ce0 { O 1 bit } curAllStubs_3_data_V_we0 { O 1 bit } curAllStubs_3_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 308 \
    name curAllStubs_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_4_data_V \
    op interface \
    ports { curAllStubs_4_data_V_address0 { O 6 vector } curAllStubs_4_data_V_ce0 { O 1 bit } curAllStubs_4_data_V_we0 { O 1 bit } curAllStubs_4_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 309 \
    name curAllStubs_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_5_data_V \
    op interface \
    ports { curAllStubs_5_data_V_address0 { O 6 vector } curAllStubs_5_data_V_ce0 { O 1 bit } curAllStubs_5_data_V_we0 { O 1 bit } curAllStubs_5_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 310 \
    name curAllStubs_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_6_data_V \
    op interface \
    ports { curAllStubs_6_data_V_address0 { O 6 vector } curAllStubs_6_data_V_ce0 { O 1 bit } curAllStubs_6_data_V_we0 { O 1 bit } curAllStubs_6_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 311 \
    name curAllStubs_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_7_data_V \
    op interface \
    ports { curAllStubs_7_data_V_address0 { O 6 vector } curAllStubs_7_data_V_ce0 { O 1 bit } curAllStubs_7_data_V_we0 { O 1 bit } curAllStubs_7_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 312 \
    name curAllStubs_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curAllStubs_8_data_V \
    op interface \
    ports { curAllStubs_8_data_V_address0 { O 6 vector } curAllStubs_8_data_V_ce0 { O 1 bit } curAllStubs_8_data_V_we0 { O 1 bit } curAllStubs_8_data_V_d0 { O 36 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curAllStubs_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 313 \
    name curvmStubsPH1Z1_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_0_data_V \
    op interface \
    ports { curvmStubsPH1Z1_0_data_V_address0 { O 6 vector } curvmStubsPH1Z1_0_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_0_data_V_we0 { O 1 bit } curvmStubsPH1Z1_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 314 \
    name curvmStubsPH1Z1_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_1_data_V \
    op interface \
    ports { curvmStubsPH1Z1_1_data_V_address0 { O 6 vector } curvmStubsPH1Z1_1_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_1_data_V_we0 { O 1 bit } curvmStubsPH1Z1_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 315 \
    name curvmStubsPH1Z1_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_2_data_V \
    op interface \
    ports { curvmStubsPH1Z1_2_data_V_address0 { O 6 vector } curvmStubsPH1Z1_2_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_2_data_V_we0 { O 1 bit } curvmStubsPH1Z1_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 316 \
    name curvmStubsPH1Z1_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_3_data_V \
    op interface \
    ports { curvmStubsPH1Z1_3_data_V_address0 { O 6 vector } curvmStubsPH1Z1_3_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_3_data_V_we0 { O 1 bit } curvmStubsPH1Z1_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 317 \
    name curvmStubsPH1Z1_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_4_data_V \
    op interface \
    ports { curvmStubsPH1Z1_4_data_V_address0 { O 6 vector } curvmStubsPH1Z1_4_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_4_data_V_we0 { O 1 bit } curvmStubsPH1Z1_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 318 \
    name curvmStubsPH1Z1_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_5_data_V \
    op interface \
    ports { curvmStubsPH1Z1_5_data_V_address0 { O 6 vector } curvmStubsPH1Z1_5_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_5_data_V_we0 { O 1 bit } curvmStubsPH1Z1_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 319 \
    name curvmStubsPH1Z1_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_6_data_V \
    op interface \
    ports { curvmStubsPH1Z1_6_data_V_address0 { O 6 vector } curvmStubsPH1Z1_6_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_6_data_V_we0 { O 1 bit } curvmStubsPH1Z1_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 320 \
    name curvmStubsPH1Z1_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_7_data_V \
    op interface \
    ports { curvmStubsPH1Z1_7_data_V_address0 { O 6 vector } curvmStubsPH1Z1_7_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_7_data_V_we0 { O 1 bit } curvmStubsPH1Z1_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 321 \
    name curvmStubsPH1Z1_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z1_8_data_V \
    op interface \
    ports { curvmStubsPH1Z1_8_data_V_address0 { O 6 vector } curvmStubsPH1Z1_8_data_V_ce0 { O 1 bit } curvmStubsPH1Z1_8_data_V_we0 { O 1 bit } curvmStubsPH1Z1_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z1_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 322 \
    name curvmStubsPH2Z1_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_0_data_V \
    op interface \
    ports { curvmStubsPH2Z1_0_data_V_address0 { O 6 vector } curvmStubsPH2Z1_0_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_0_data_V_we0 { O 1 bit } curvmStubsPH2Z1_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 323 \
    name curvmStubsPH2Z1_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_1_data_V \
    op interface \
    ports { curvmStubsPH2Z1_1_data_V_address0 { O 6 vector } curvmStubsPH2Z1_1_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_1_data_V_we0 { O 1 bit } curvmStubsPH2Z1_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 324 \
    name curvmStubsPH2Z1_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_2_data_V \
    op interface \
    ports { curvmStubsPH2Z1_2_data_V_address0 { O 6 vector } curvmStubsPH2Z1_2_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_2_data_V_we0 { O 1 bit } curvmStubsPH2Z1_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 325 \
    name curvmStubsPH2Z1_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_3_data_V \
    op interface \
    ports { curvmStubsPH2Z1_3_data_V_address0 { O 6 vector } curvmStubsPH2Z1_3_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_3_data_V_we0 { O 1 bit } curvmStubsPH2Z1_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 326 \
    name curvmStubsPH2Z1_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_4_data_V \
    op interface \
    ports { curvmStubsPH2Z1_4_data_V_address0 { O 6 vector } curvmStubsPH2Z1_4_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_4_data_V_we0 { O 1 bit } curvmStubsPH2Z1_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 327 \
    name curvmStubsPH2Z1_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_5_data_V \
    op interface \
    ports { curvmStubsPH2Z1_5_data_V_address0 { O 6 vector } curvmStubsPH2Z1_5_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_5_data_V_we0 { O 1 bit } curvmStubsPH2Z1_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 328 \
    name curvmStubsPH2Z1_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_6_data_V \
    op interface \
    ports { curvmStubsPH2Z1_6_data_V_address0 { O 6 vector } curvmStubsPH2Z1_6_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_6_data_V_we0 { O 1 bit } curvmStubsPH2Z1_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 329 \
    name curvmStubsPH2Z1_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_7_data_V \
    op interface \
    ports { curvmStubsPH2Z1_7_data_V_address0 { O 6 vector } curvmStubsPH2Z1_7_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_7_data_V_we0 { O 1 bit } curvmStubsPH2Z1_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 330 \
    name curvmStubsPH2Z1_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z1_8_data_V \
    op interface \
    ports { curvmStubsPH2Z1_8_data_V_address0 { O 6 vector } curvmStubsPH2Z1_8_data_V_ce0 { O 1 bit } curvmStubsPH2Z1_8_data_V_we0 { O 1 bit } curvmStubsPH2Z1_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z1_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 331 \
    name curvmStubsPH3Z1_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_0_data_V \
    op interface \
    ports { curvmStubsPH3Z1_0_data_V_address0 { O 6 vector } curvmStubsPH3Z1_0_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_0_data_V_we0 { O 1 bit } curvmStubsPH3Z1_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 332 \
    name curvmStubsPH3Z1_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_1_data_V \
    op interface \
    ports { curvmStubsPH3Z1_1_data_V_address0 { O 6 vector } curvmStubsPH3Z1_1_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_1_data_V_we0 { O 1 bit } curvmStubsPH3Z1_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 333 \
    name curvmStubsPH3Z1_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_2_data_V \
    op interface \
    ports { curvmStubsPH3Z1_2_data_V_address0 { O 6 vector } curvmStubsPH3Z1_2_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_2_data_V_we0 { O 1 bit } curvmStubsPH3Z1_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 334 \
    name curvmStubsPH3Z1_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_3_data_V \
    op interface \
    ports { curvmStubsPH3Z1_3_data_V_address0 { O 6 vector } curvmStubsPH3Z1_3_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_3_data_V_we0 { O 1 bit } curvmStubsPH3Z1_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 335 \
    name curvmStubsPH3Z1_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_4_data_V \
    op interface \
    ports { curvmStubsPH3Z1_4_data_V_address0 { O 6 vector } curvmStubsPH3Z1_4_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_4_data_V_we0 { O 1 bit } curvmStubsPH3Z1_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 336 \
    name curvmStubsPH3Z1_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_5_data_V \
    op interface \
    ports { curvmStubsPH3Z1_5_data_V_address0 { O 6 vector } curvmStubsPH3Z1_5_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_5_data_V_we0 { O 1 bit } curvmStubsPH3Z1_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 337 \
    name curvmStubsPH3Z1_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_6_data_V \
    op interface \
    ports { curvmStubsPH3Z1_6_data_V_address0 { O 6 vector } curvmStubsPH3Z1_6_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_6_data_V_we0 { O 1 bit } curvmStubsPH3Z1_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 338 \
    name curvmStubsPH3Z1_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_7_data_V \
    op interface \
    ports { curvmStubsPH3Z1_7_data_V_address0 { O 6 vector } curvmStubsPH3Z1_7_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_7_data_V_we0 { O 1 bit } curvmStubsPH3Z1_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 339 \
    name curvmStubsPH3Z1_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z1_8_data_V \
    op interface \
    ports { curvmStubsPH3Z1_8_data_V_address0 { O 6 vector } curvmStubsPH3Z1_8_data_V_ce0 { O 1 bit } curvmStubsPH3Z1_8_data_V_we0 { O 1 bit } curvmStubsPH3Z1_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z1_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 340 \
    name curvmStubsPH4Z1_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_0_data_V \
    op interface \
    ports { curvmStubsPH4Z1_0_data_V_address0 { O 6 vector } curvmStubsPH4Z1_0_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_0_data_V_we0 { O 1 bit } curvmStubsPH4Z1_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 341 \
    name curvmStubsPH4Z1_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_1_data_V \
    op interface \
    ports { curvmStubsPH4Z1_1_data_V_address0 { O 6 vector } curvmStubsPH4Z1_1_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_1_data_V_we0 { O 1 bit } curvmStubsPH4Z1_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 342 \
    name curvmStubsPH4Z1_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_2_data_V \
    op interface \
    ports { curvmStubsPH4Z1_2_data_V_address0 { O 6 vector } curvmStubsPH4Z1_2_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_2_data_V_we0 { O 1 bit } curvmStubsPH4Z1_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 343 \
    name curvmStubsPH4Z1_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_3_data_V \
    op interface \
    ports { curvmStubsPH4Z1_3_data_V_address0 { O 6 vector } curvmStubsPH4Z1_3_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_3_data_V_we0 { O 1 bit } curvmStubsPH4Z1_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 344 \
    name curvmStubsPH4Z1_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_4_data_V \
    op interface \
    ports { curvmStubsPH4Z1_4_data_V_address0 { O 6 vector } curvmStubsPH4Z1_4_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_4_data_V_we0 { O 1 bit } curvmStubsPH4Z1_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 345 \
    name curvmStubsPH4Z1_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_5_data_V \
    op interface \
    ports { curvmStubsPH4Z1_5_data_V_address0 { O 6 vector } curvmStubsPH4Z1_5_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_5_data_V_we0 { O 1 bit } curvmStubsPH4Z1_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 346 \
    name curvmStubsPH4Z1_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_6_data_V \
    op interface \
    ports { curvmStubsPH4Z1_6_data_V_address0 { O 6 vector } curvmStubsPH4Z1_6_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_6_data_V_we0 { O 1 bit } curvmStubsPH4Z1_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 347 \
    name curvmStubsPH4Z1_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_7_data_V \
    op interface \
    ports { curvmStubsPH4Z1_7_data_V_address0 { O 6 vector } curvmStubsPH4Z1_7_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_7_data_V_we0 { O 1 bit } curvmStubsPH4Z1_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 348 \
    name curvmStubsPH4Z1_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z1_8_data_V \
    op interface \
    ports { curvmStubsPH4Z1_8_data_V_address0 { O 6 vector } curvmStubsPH4Z1_8_data_V_ce0 { O 1 bit } curvmStubsPH4Z1_8_data_V_we0 { O 1 bit } curvmStubsPH4Z1_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z1_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 349 \
    name curvmStubsPH1Z2_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_0_data_V \
    op interface \
    ports { curvmStubsPH1Z2_0_data_V_address0 { O 6 vector } curvmStubsPH1Z2_0_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_0_data_V_we0 { O 1 bit } curvmStubsPH1Z2_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 350 \
    name curvmStubsPH1Z2_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_1_data_V \
    op interface \
    ports { curvmStubsPH1Z2_1_data_V_address0 { O 6 vector } curvmStubsPH1Z2_1_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_1_data_V_we0 { O 1 bit } curvmStubsPH1Z2_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 351 \
    name curvmStubsPH1Z2_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_2_data_V \
    op interface \
    ports { curvmStubsPH1Z2_2_data_V_address0 { O 6 vector } curvmStubsPH1Z2_2_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_2_data_V_we0 { O 1 bit } curvmStubsPH1Z2_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 352 \
    name curvmStubsPH1Z2_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_3_data_V \
    op interface \
    ports { curvmStubsPH1Z2_3_data_V_address0 { O 6 vector } curvmStubsPH1Z2_3_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_3_data_V_we0 { O 1 bit } curvmStubsPH1Z2_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 353 \
    name curvmStubsPH1Z2_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_4_data_V \
    op interface \
    ports { curvmStubsPH1Z2_4_data_V_address0 { O 6 vector } curvmStubsPH1Z2_4_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_4_data_V_we0 { O 1 bit } curvmStubsPH1Z2_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 354 \
    name curvmStubsPH1Z2_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_5_data_V \
    op interface \
    ports { curvmStubsPH1Z2_5_data_V_address0 { O 6 vector } curvmStubsPH1Z2_5_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_5_data_V_we0 { O 1 bit } curvmStubsPH1Z2_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 355 \
    name curvmStubsPH1Z2_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_6_data_V \
    op interface \
    ports { curvmStubsPH1Z2_6_data_V_address0 { O 6 vector } curvmStubsPH1Z2_6_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_6_data_V_we0 { O 1 bit } curvmStubsPH1Z2_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 356 \
    name curvmStubsPH1Z2_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_7_data_V \
    op interface \
    ports { curvmStubsPH1Z2_7_data_V_address0 { O 6 vector } curvmStubsPH1Z2_7_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_7_data_V_we0 { O 1 bit } curvmStubsPH1Z2_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 357 \
    name curvmStubsPH1Z2_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH1Z2_8_data_V \
    op interface \
    ports { curvmStubsPH1Z2_8_data_V_address0 { O 6 vector } curvmStubsPH1Z2_8_data_V_ce0 { O 1 bit } curvmStubsPH1Z2_8_data_V_we0 { O 1 bit } curvmStubsPH1Z2_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH1Z2_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 358 \
    name curvmStubsPH2Z2_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_0_data_V \
    op interface \
    ports { curvmStubsPH2Z2_0_data_V_address0 { O 6 vector } curvmStubsPH2Z2_0_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_0_data_V_we0 { O 1 bit } curvmStubsPH2Z2_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 359 \
    name curvmStubsPH2Z2_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_1_data_V \
    op interface \
    ports { curvmStubsPH2Z2_1_data_V_address0 { O 6 vector } curvmStubsPH2Z2_1_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_1_data_V_we0 { O 1 bit } curvmStubsPH2Z2_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 360 \
    name curvmStubsPH2Z2_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_2_data_V \
    op interface \
    ports { curvmStubsPH2Z2_2_data_V_address0 { O 6 vector } curvmStubsPH2Z2_2_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_2_data_V_we0 { O 1 bit } curvmStubsPH2Z2_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 361 \
    name curvmStubsPH2Z2_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_3_data_V \
    op interface \
    ports { curvmStubsPH2Z2_3_data_V_address0 { O 6 vector } curvmStubsPH2Z2_3_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_3_data_V_we0 { O 1 bit } curvmStubsPH2Z2_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 362 \
    name curvmStubsPH2Z2_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_4_data_V \
    op interface \
    ports { curvmStubsPH2Z2_4_data_V_address0 { O 6 vector } curvmStubsPH2Z2_4_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_4_data_V_we0 { O 1 bit } curvmStubsPH2Z2_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 363 \
    name curvmStubsPH2Z2_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_5_data_V \
    op interface \
    ports { curvmStubsPH2Z2_5_data_V_address0 { O 6 vector } curvmStubsPH2Z2_5_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_5_data_V_we0 { O 1 bit } curvmStubsPH2Z2_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 364 \
    name curvmStubsPH2Z2_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_6_data_V \
    op interface \
    ports { curvmStubsPH2Z2_6_data_V_address0 { O 6 vector } curvmStubsPH2Z2_6_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_6_data_V_we0 { O 1 bit } curvmStubsPH2Z2_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 365 \
    name curvmStubsPH2Z2_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_7_data_V \
    op interface \
    ports { curvmStubsPH2Z2_7_data_V_address0 { O 6 vector } curvmStubsPH2Z2_7_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_7_data_V_we0 { O 1 bit } curvmStubsPH2Z2_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 366 \
    name curvmStubsPH2Z2_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH2Z2_8_data_V \
    op interface \
    ports { curvmStubsPH2Z2_8_data_V_address0 { O 6 vector } curvmStubsPH2Z2_8_data_V_ce0 { O 1 bit } curvmStubsPH2Z2_8_data_V_we0 { O 1 bit } curvmStubsPH2Z2_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH2Z2_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 367 \
    name curvmStubsPH3Z2_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_0_data_V \
    op interface \
    ports { curvmStubsPH3Z2_0_data_V_address0 { O 6 vector } curvmStubsPH3Z2_0_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_0_data_V_we0 { O 1 bit } curvmStubsPH3Z2_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 368 \
    name curvmStubsPH3Z2_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_1_data_V \
    op interface \
    ports { curvmStubsPH3Z2_1_data_V_address0 { O 6 vector } curvmStubsPH3Z2_1_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_1_data_V_we0 { O 1 bit } curvmStubsPH3Z2_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 369 \
    name curvmStubsPH3Z2_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_2_data_V \
    op interface \
    ports { curvmStubsPH3Z2_2_data_V_address0 { O 6 vector } curvmStubsPH3Z2_2_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_2_data_V_we0 { O 1 bit } curvmStubsPH3Z2_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 370 \
    name curvmStubsPH3Z2_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_3_data_V \
    op interface \
    ports { curvmStubsPH3Z2_3_data_V_address0 { O 6 vector } curvmStubsPH3Z2_3_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_3_data_V_we0 { O 1 bit } curvmStubsPH3Z2_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 371 \
    name curvmStubsPH3Z2_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_4_data_V \
    op interface \
    ports { curvmStubsPH3Z2_4_data_V_address0 { O 6 vector } curvmStubsPH3Z2_4_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_4_data_V_we0 { O 1 bit } curvmStubsPH3Z2_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name curvmStubsPH3Z2_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_5_data_V \
    op interface \
    ports { curvmStubsPH3Z2_5_data_V_address0 { O 6 vector } curvmStubsPH3Z2_5_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_5_data_V_we0 { O 1 bit } curvmStubsPH3Z2_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name curvmStubsPH3Z2_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_6_data_V \
    op interface \
    ports { curvmStubsPH3Z2_6_data_V_address0 { O 6 vector } curvmStubsPH3Z2_6_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_6_data_V_we0 { O 1 bit } curvmStubsPH3Z2_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name curvmStubsPH3Z2_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_7_data_V \
    op interface \
    ports { curvmStubsPH3Z2_7_data_V_address0 { O 6 vector } curvmStubsPH3Z2_7_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_7_data_V_we0 { O 1 bit } curvmStubsPH3Z2_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name curvmStubsPH3Z2_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH3Z2_8_data_V \
    op interface \
    ports { curvmStubsPH3Z2_8_data_V_address0 { O 6 vector } curvmStubsPH3Z2_8_data_V_ce0 { O 1 bit } curvmStubsPH3Z2_8_data_V_we0 { O 1 bit } curvmStubsPH3Z2_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH3Z2_8_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name curvmStubsPH4Z2_0_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_0_data_V \
    op interface \
    ports { curvmStubsPH4Z2_0_data_V_address0 { O 6 vector } curvmStubsPH4Z2_0_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_0_data_V_we0 { O 1 bit } curvmStubsPH4Z2_0_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_0_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name curvmStubsPH4Z2_1_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_1_data_V \
    op interface \
    ports { curvmStubsPH4Z2_1_data_V_address0 { O 6 vector } curvmStubsPH4Z2_1_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_1_data_V_we0 { O 1 bit } curvmStubsPH4Z2_1_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_1_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name curvmStubsPH4Z2_2_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_2_data_V \
    op interface \
    ports { curvmStubsPH4Z2_2_data_V_address0 { O 6 vector } curvmStubsPH4Z2_2_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_2_data_V_we0 { O 1 bit } curvmStubsPH4Z2_2_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_2_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name curvmStubsPH4Z2_3_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_3_data_V \
    op interface \
    ports { curvmStubsPH4Z2_3_data_V_address0 { O 6 vector } curvmStubsPH4Z2_3_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_3_data_V_we0 { O 1 bit } curvmStubsPH4Z2_3_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_3_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name curvmStubsPH4Z2_4_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_4_data_V \
    op interface \
    ports { curvmStubsPH4Z2_4_data_V_address0 { O 6 vector } curvmStubsPH4Z2_4_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_4_data_V_we0 { O 1 bit } curvmStubsPH4Z2_4_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_4_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name curvmStubsPH4Z2_5_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_5_data_V \
    op interface \
    ports { curvmStubsPH4Z2_5_data_V_address0 { O 6 vector } curvmStubsPH4Z2_5_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_5_data_V_we0 { O 1 bit } curvmStubsPH4Z2_5_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_5_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name curvmStubsPH4Z2_6_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_6_data_V \
    op interface \
    ports { curvmStubsPH4Z2_6_data_V_address0 { O 6 vector } curvmStubsPH4Z2_6_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_6_data_V_we0 { O 1 bit } curvmStubsPH4Z2_6_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_6_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name curvmStubsPH4Z2_7_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_7_data_V \
    op interface \
    ports { curvmStubsPH4Z2_7_data_V_address0 { O 6 vector } curvmStubsPH4Z2_7_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_7_data_V_we0 { O 1 bit } curvmStubsPH4Z2_7_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_7_data_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name curvmStubsPH4Z2_8_data_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename curvmStubsPH4Z2_8_data_V \
    op interface \
    ports { curvmStubsPH4Z2_8_data_V_address0 { O 6 vector } curvmStubsPH4Z2_8_data_V_ce0 { O 1 bit } curvmStubsPH4Z2_8_data_V_we0 { O 1 bit } curvmStubsPH4Z2_8_data_V_d0 { O 18 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'curvmStubsPH4Z2_8_data_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name curnStubs_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_0 \
    op interface \
    ports { curnStubs_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name curnStubs_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_1 \
    op interface \
    ports { curnStubs_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name curnStubs_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_2 \
    op interface \
    ports { curnStubs_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name curnStubs_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_3 \
    op interface \
    ports { curnStubs_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name curnStubs_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_4 \
    op interface \
    ports { curnStubs_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name curnStubs_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_5 \
    op interface \
    ports { curnStubs_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name curnStubs_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_6 \
    op interface \
    ports { curnStubs_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name curnStubs_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_7 \
    op interface \
    ports { curnStubs_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name curnStubs_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_curnStubs_8 \
    op interface \
    ports { curnStubs_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name curnPH1Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_0_V \
    op interface \
    ports { curnPH1Z1_0_V_i { I 6 vector } curnPH1Z1_0_V_o { O 6 vector } curnPH1Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name curnPH1Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_1_V \
    op interface \
    ports { curnPH1Z1_1_V_i { I 6 vector } curnPH1Z1_1_V_o { O 6 vector } curnPH1Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name curnPH1Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_2_V \
    op interface \
    ports { curnPH1Z1_2_V_i { I 6 vector } curnPH1Z1_2_V_o { O 6 vector } curnPH1Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name curnPH1Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_3_V \
    op interface \
    ports { curnPH1Z1_3_V_i { I 6 vector } curnPH1Z1_3_V_o { O 6 vector } curnPH1Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name curnPH1Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_4_V \
    op interface \
    ports { curnPH1Z1_4_V_i { I 6 vector } curnPH1Z1_4_V_o { O 6 vector } curnPH1Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name curnPH1Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_5_V \
    op interface \
    ports { curnPH1Z1_5_V_i { I 6 vector } curnPH1Z1_5_V_o { O 6 vector } curnPH1Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name curnPH1Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_6_V \
    op interface \
    ports { curnPH1Z1_6_V_i { I 6 vector } curnPH1Z1_6_V_o { O 6 vector } curnPH1Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name curnPH1Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_7_V \
    op interface \
    ports { curnPH1Z1_7_V_i { I 6 vector } curnPH1Z1_7_V_o { O 6 vector } curnPH1Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name curnPH1Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z1_8_V \
    op interface \
    ports { curnPH1Z1_8_V_i { I 6 vector } curnPH1Z1_8_V_o { O 6 vector } curnPH1Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name curnPH2Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_0_V \
    op interface \
    ports { curnPH2Z1_0_V_i { I 6 vector } curnPH2Z1_0_V_o { O 6 vector } curnPH2Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name curnPH2Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_1_V \
    op interface \
    ports { curnPH2Z1_1_V_i { I 6 vector } curnPH2Z1_1_V_o { O 6 vector } curnPH2Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name curnPH2Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_2_V \
    op interface \
    ports { curnPH2Z1_2_V_i { I 6 vector } curnPH2Z1_2_V_o { O 6 vector } curnPH2Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name curnPH2Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_3_V \
    op interface \
    ports { curnPH2Z1_3_V_i { I 6 vector } curnPH2Z1_3_V_o { O 6 vector } curnPH2Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name curnPH2Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_4_V \
    op interface \
    ports { curnPH2Z1_4_V_i { I 6 vector } curnPH2Z1_4_V_o { O 6 vector } curnPH2Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name curnPH2Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_5_V \
    op interface \
    ports { curnPH2Z1_5_V_i { I 6 vector } curnPH2Z1_5_V_o { O 6 vector } curnPH2Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name curnPH2Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_6_V \
    op interface \
    ports { curnPH2Z1_6_V_i { I 6 vector } curnPH2Z1_6_V_o { O 6 vector } curnPH2Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name curnPH2Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_7_V \
    op interface \
    ports { curnPH2Z1_7_V_i { I 6 vector } curnPH2Z1_7_V_o { O 6 vector } curnPH2Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name curnPH2Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z1_8_V \
    op interface \
    ports { curnPH2Z1_8_V_i { I 6 vector } curnPH2Z1_8_V_o { O 6 vector } curnPH2Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name curnPH3Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_0_V \
    op interface \
    ports { curnPH3Z1_0_V_i { I 6 vector } curnPH3Z1_0_V_o { O 6 vector } curnPH3Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name curnPH3Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_1_V \
    op interface \
    ports { curnPH3Z1_1_V_i { I 6 vector } curnPH3Z1_1_V_o { O 6 vector } curnPH3Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name curnPH3Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_2_V \
    op interface \
    ports { curnPH3Z1_2_V_i { I 6 vector } curnPH3Z1_2_V_o { O 6 vector } curnPH3Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name curnPH3Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_3_V \
    op interface \
    ports { curnPH3Z1_3_V_i { I 6 vector } curnPH3Z1_3_V_o { O 6 vector } curnPH3Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name curnPH3Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_4_V \
    op interface \
    ports { curnPH3Z1_4_V_i { I 6 vector } curnPH3Z1_4_V_o { O 6 vector } curnPH3Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name curnPH3Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_5_V \
    op interface \
    ports { curnPH3Z1_5_V_i { I 6 vector } curnPH3Z1_5_V_o { O 6 vector } curnPH3Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name curnPH3Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_6_V \
    op interface \
    ports { curnPH3Z1_6_V_i { I 6 vector } curnPH3Z1_6_V_o { O 6 vector } curnPH3Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name curnPH3Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_7_V \
    op interface \
    ports { curnPH3Z1_7_V_i { I 6 vector } curnPH3Z1_7_V_o { O 6 vector } curnPH3Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name curnPH3Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z1_8_V \
    op interface \
    ports { curnPH3Z1_8_V_i { I 6 vector } curnPH3Z1_8_V_o { O 6 vector } curnPH3Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name curnPH4Z1_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_0_V \
    op interface \
    ports { curnPH4Z1_0_V_i { I 6 vector } curnPH4Z1_0_V_o { O 6 vector } curnPH4Z1_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name curnPH4Z1_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_1_V \
    op interface \
    ports { curnPH4Z1_1_V_i { I 6 vector } curnPH4Z1_1_V_o { O 6 vector } curnPH4Z1_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name curnPH4Z1_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_2_V \
    op interface \
    ports { curnPH4Z1_2_V_i { I 6 vector } curnPH4Z1_2_V_o { O 6 vector } curnPH4Z1_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name curnPH4Z1_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_3_V \
    op interface \
    ports { curnPH4Z1_3_V_i { I 6 vector } curnPH4Z1_3_V_o { O 6 vector } curnPH4Z1_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name curnPH4Z1_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_4_V \
    op interface \
    ports { curnPH4Z1_4_V_i { I 6 vector } curnPH4Z1_4_V_o { O 6 vector } curnPH4Z1_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name curnPH4Z1_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_5_V \
    op interface \
    ports { curnPH4Z1_5_V_i { I 6 vector } curnPH4Z1_5_V_o { O 6 vector } curnPH4Z1_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name curnPH4Z1_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_6_V \
    op interface \
    ports { curnPH4Z1_6_V_i { I 6 vector } curnPH4Z1_6_V_o { O 6 vector } curnPH4Z1_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name curnPH4Z1_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_7_V \
    op interface \
    ports { curnPH4Z1_7_V_i { I 6 vector } curnPH4Z1_7_V_o { O 6 vector } curnPH4Z1_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name curnPH4Z1_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z1_8_V \
    op interface \
    ports { curnPH4Z1_8_V_i { I 6 vector } curnPH4Z1_8_V_o { O 6 vector } curnPH4Z1_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name curnPH1Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_0_V \
    op interface \
    ports { curnPH1Z2_0_V_i { I 6 vector } curnPH1Z2_0_V_o { O 6 vector } curnPH1Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name curnPH1Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_1_V \
    op interface \
    ports { curnPH1Z2_1_V_i { I 6 vector } curnPH1Z2_1_V_o { O 6 vector } curnPH1Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name curnPH1Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_2_V \
    op interface \
    ports { curnPH1Z2_2_V_i { I 6 vector } curnPH1Z2_2_V_o { O 6 vector } curnPH1Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name curnPH1Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_3_V \
    op interface \
    ports { curnPH1Z2_3_V_i { I 6 vector } curnPH1Z2_3_V_o { O 6 vector } curnPH1Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name curnPH1Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_4_V \
    op interface \
    ports { curnPH1Z2_4_V_i { I 6 vector } curnPH1Z2_4_V_o { O 6 vector } curnPH1Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name curnPH1Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_5_V \
    op interface \
    ports { curnPH1Z2_5_V_i { I 6 vector } curnPH1Z2_5_V_o { O 6 vector } curnPH1Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name curnPH1Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_6_V \
    op interface \
    ports { curnPH1Z2_6_V_i { I 6 vector } curnPH1Z2_6_V_o { O 6 vector } curnPH1Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name curnPH1Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_7_V \
    op interface \
    ports { curnPH1Z2_7_V_i { I 6 vector } curnPH1Z2_7_V_o { O 6 vector } curnPH1Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name curnPH1Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH1Z2_8_V \
    op interface \
    ports { curnPH1Z2_8_V_i { I 6 vector } curnPH1Z2_8_V_o { O 6 vector } curnPH1Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name curnPH2Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_0_V \
    op interface \
    ports { curnPH2Z2_0_V_i { I 6 vector } curnPH2Z2_0_V_o { O 6 vector } curnPH2Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name curnPH2Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_1_V \
    op interface \
    ports { curnPH2Z2_1_V_i { I 6 vector } curnPH2Z2_1_V_o { O 6 vector } curnPH2Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 441 \
    name curnPH2Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_2_V \
    op interface \
    ports { curnPH2Z2_2_V_i { I 6 vector } curnPH2Z2_2_V_o { O 6 vector } curnPH2Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 442 \
    name curnPH2Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_3_V \
    op interface \
    ports { curnPH2Z2_3_V_i { I 6 vector } curnPH2Z2_3_V_o { O 6 vector } curnPH2Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 443 \
    name curnPH2Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_4_V \
    op interface \
    ports { curnPH2Z2_4_V_i { I 6 vector } curnPH2Z2_4_V_o { O 6 vector } curnPH2Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 444 \
    name curnPH2Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_5_V \
    op interface \
    ports { curnPH2Z2_5_V_i { I 6 vector } curnPH2Z2_5_V_o { O 6 vector } curnPH2Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 445 \
    name curnPH2Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_6_V \
    op interface \
    ports { curnPH2Z2_6_V_i { I 6 vector } curnPH2Z2_6_V_o { O 6 vector } curnPH2Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 446 \
    name curnPH2Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_7_V \
    op interface \
    ports { curnPH2Z2_7_V_i { I 6 vector } curnPH2Z2_7_V_o { O 6 vector } curnPH2Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 447 \
    name curnPH2Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH2Z2_8_V \
    op interface \
    ports { curnPH2Z2_8_V_i { I 6 vector } curnPH2Z2_8_V_o { O 6 vector } curnPH2Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 448 \
    name curnPH3Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_0_V \
    op interface \
    ports { curnPH3Z2_0_V_i { I 6 vector } curnPH3Z2_0_V_o { O 6 vector } curnPH3Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 449 \
    name curnPH3Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_1_V \
    op interface \
    ports { curnPH3Z2_1_V_i { I 6 vector } curnPH3Z2_1_V_o { O 6 vector } curnPH3Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 450 \
    name curnPH3Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_2_V \
    op interface \
    ports { curnPH3Z2_2_V_i { I 6 vector } curnPH3Z2_2_V_o { O 6 vector } curnPH3Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 451 \
    name curnPH3Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_3_V \
    op interface \
    ports { curnPH3Z2_3_V_i { I 6 vector } curnPH3Z2_3_V_o { O 6 vector } curnPH3Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 452 \
    name curnPH3Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_4_V \
    op interface \
    ports { curnPH3Z2_4_V_i { I 6 vector } curnPH3Z2_4_V_o { O 6 vector } curnPH3Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 453 \
    name curnPH3Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_5_V \
    op interface \
    ports { curnPH3Z2_5_V_i { I 6 vector } curnPH3Z2_5_V_o { O 6 vector } curnPH3Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 454 \
    name curnPH3Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_6_V \
    op interface \
    ports { curnPH3Z2_6_V_i { I 6 vector } curnPH3Z2_6_V_o { O 6 vector } curnPH3Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 455 \
    name curnPH3Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_7_V \
    op interface \
    ports { curnPH3Z2_7_V_i { I 6 vector } curnPH3Z2_7_V_o { O 6 vector } curnPH3Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 456 \
    name curnPH3Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH3Z2_8_V \
    op interface \
    ports { curnPH3Z2_8_V_i { I 6 vector } curnPH3Z2_8_V_o { O 6 vector } curnPH3Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 457 \
    name curnPH4Z2_0_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_0_V \
    op interface \
    ports { curnPH4Z2_0_V_i { I 6 vector } curnPH4Z2_0_V_o { O 6 vector } curnPH4Z2_0_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 458 \
    name curnPH4Z2_1_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_1_V \
    op interface \
    ports { curnPH4Z2_1_V_i { I 6 vector } curnPH4Z2_1_V_o { O 6 vector } curnPH4Z2_1_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 459 \
    name curnPH4Z2_2_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_2_V \
    op interface \
    ports { curnPH4Z2_2_V_i { I 6 vector } curnPH4Z2_2_V_o { O 6 vector } curnPH4Z2_2_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 460 \
    name curnPH4Z2_3_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_3_V \
    op interface \
    ports { curnPH4Z2_3_V_i { I 6 vector } curnPH4Z2_3_V_o { O 6 vector } curnPH4Z2_3_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 461 \
    name curnPH4Z2_4_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_4_V \
    op interface \
    ports { curnPH4Z2_4_V_i { I 6 vector } curnPH4Z2_4_V_o { O 6 vector } curnPH4Z2_4_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 462 \
    name curnPH4Z2_5_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_5_V \
    op interface \
    ports { curnPH4Z2_5_V_i { I 6 vector } curnPH4Z2_5_V_o { O 6 vector } curnPH4Z2_5_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 463 \
    name curnPH4Z2_6_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_6_V \
    op interface \
    ports { curnPH4Z2_6_V_i { I 6 vector } curnPH4Z2_6_V_o { O 6 vector } curnPH4Z2_6_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 464 \
    name curnPH4Z2_7_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_7_V \
    op interface \
    ports { curnPH4Z2_7_V_i { I 6 vector } curnPH4Z2_7_V_o { O 6 vector } curnPH4Z2_7_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 465 \
    name curnPH4Z2_8_V \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_curnPH4Z2_8_V \
    op interface \
    ports { curnPH4Z2_8_V_i { I 6 vector } curnPH4Z2_8_V_o { O 6 vector } curnPH4Z2_8_V_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


