Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B4E7CCE80F7
	for <lists+qemu-devel@lfdr.de>; Mon, 29 Dec 2025 20:40:04 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vaJ4Z-0004Ml-AE; Mon, 29 Dec 2025 14:38:31 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <nabihestefan@google.com>)
 id 1vaJ4L-0003zZ-PX
 for qemu-devel@nongnu.org; Mon, 29 Dec 2025 14:38:19 -0500
Received: from mail-qt1-x829.google.com ([2607:f8b0:4864:20::829])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <nabihestefan@google.com>)
 id 1vaJ4K-0000Ih-C5
 for qemu-devel@nongnu.org; Mon, 29 Dec 2025 14:38:17 -0500
Received: by mail-qt1-x829.google.com with SMTP id
 d75a77b69052e-4f34f257a1bso3264411cf.0
 for <qemu-devel@nongnu.org>; Mon, 29 Dec 2025 11:38:16 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1767037095; cv=none;
 d=google.com; s=arc-20240605;
 b=fw6KVkIbW0xJT+89NcnlAXJgnGpawkaOPjfB6xRKV4R93sCdqhdUnyG4BCd7k0SKsO
 0kxa3dMD+fa0uPyuidsvlq9Gqe6vCc3mUNdINMUJ66eViaGmSOxWyxO2MLwUdmeFPwPV
 7jxnDqBzAgPxe8Y91YPg9WxSTkZAiELtOx+cUdUFyKRloN5QCZqMOmjK3p8DIdxwaWZq
 PGLPQ5dE4anRk+GLmK7U8Iv0/JjsUo15e85h+eNJP/kO/UmekJ59M8GgUoaWIFS6MoP3
 xWAmbrftiWY7Qme58NxcpqW0ziWLKa6MQtEBMsFSxvXW2E8D8E5OZ/KOG63z0lJA8aLS
 M0oA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=Tx/kKGsj4DN/Xe8t5AkqY7H+DrbYfDrbRqyOLZ/pb48=;
 fh=fEoCohOif/eh9bX01jAvNfVLt7+0ZuMtlm58Orlm4/U=;
 b=fcSTJ9P7CFBNLoyiEO+I/psJUjLtR9vleRaqKD3U4xOTrw4eKskaZo0p55R/rB22rC
 E1RNKUMzeFG4onAIjLxgGr7grb3ybJtzq5zfbDmEtFKMphD0/52LX507OKdVa16Oq6xZ
 KMGD0ybxqduvKmEkS/z062/0TLLJ74ZlCynIWK1UeLfDIb/X+o4YRGDzfiSOxTMX2Ihl
 02CPnsWlEQqLA67lsDajNN+IzAkyowmu5fl/TK+V+bTxZJe1hCWwJLtxD9C7R9fNGFwP
 JEDip9uwBwJuhPkx7806pcb9cePp8gzlyjOMwsRqwuVeH+EfQ1qEIleT4rNrAcLVKPC5
 zbiA==; darn=nongnu.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=google.com; s=20230601; t=1767037095; x=1767641895; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=Tx/kKGsj4DN/Xe8t5AkqY7H+DrbYfDrbRqyOLZ/pb48=;
 b=pagOtDNy19FNifRk5YQU8afE9400erH8LY+JgtZtX03GPNmqqTxNUM1T8E4aQFzc+b
 pM+jqbU36ue0r9qFTkaDhbP/y95g4oZFMQ51y15Gv9PZ6RAWX4nLcIOYtGTz/DoUJ9Ya
 T4qOmWDkSO6JJJErwxwJ+vRJa+vxrzTfXFJKCOEa4NEdwDszl0rh369ZlibiZgFqhY66
 5OLjCXcXZnl5clk74o9BWOaVSmu2RbidJnkNp5ohIqFgAD0ZW8E2R1xIHSaBoPPG67Em
 5mriMUrpo8y2vTvxvJKJTDIbaysMTFD3xttVUv+Qh4n0APM608EIvpxQWWI43WAmtodf
 YUMw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1767037095; x=1767641895;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=Tx/kKGsj4DN/Xe8t5AkqY7H+DrbYfDrbRqyOLZ/pb48=;
 b=C8BJ3bVawagoMBdediv3FqaoXmQr0wfPCd9jnP9XrpIxhhKGsSsVaxuiagYBifT3Ks
 kV2staAP3FO2RrVhbAOSyMTdb+GTu0WMkNG/oMTgkqNX0ZGIRhAtUif9BhTIp9jfw/Nz
 z+YhWjRAkw9jvD7u/oZWfcZ+lzf7vynu8BvCI4PmnPwpM/OsTbus8CyfoCsN6Am/2+7H
 PbX0S/JKS9ffIL9mtsxdZcPapE9s/RFHI7jpjFZtCLTwtjA0s/CkEKV/tl3RtUEpz+RG
 DNdn+s7rAtQpGUKLfWL9jIXS77PPtMm998sTuE3T3g2JrlSoJxjEuXOpwwX9llPAEzmj
 XYEA==
X-Forwarded-Encrypted: i=1;
 AJvYcCUV2nQevx0fF7lhi2bC8ZlANVVNBYQfLKA9JUR36RqE6EFGiBOqJ/1i5PvvyGCjo6Idx3TcKwmFuVL5@nongnu.org
X-Gm-Message-State: AOJu0Yzq441lTqc0XxP6BytbZ1iwGafdZmd6nzaDWNAdRIziqxklqEf1
 z4Nk0n1rwGY6k0xkGj2ZaVsxiuieLYoCHKxTUCoZhuwVkyX0esmAoqiklFJyjQy7urCEKZwnjoM
 ljhvBQQmT8dK0BDQH3VgkSo2kUw4RceR0P0ogtRk6
X-Gm-Gg: AY/fxX7zcmELZtG2H7uSaH1hkJ0o65IYVDMO9smoP1kaeX6atUQHANPjCuERHB+DhXr
 NtDWNycyXGv9l9cFWErF2TN2X8hjtJo5o+EzjBccbRkVaHICgA24eAIdEIpxfFkU/h/DtNOixE1
 LuyPQBzS1vmtS8fMC27oEuTOiYGzjMoBFT17/KRW9Ro8GMwSwJ80mfx147kDMzoG/GmsYP5xHm3
 snCVcQtQfMVBvhsavybuqhc21xC7pKRCdJRzjDNSLh2lKIKDpZzet8jMmt/srhbaqxntN+Z/qSo
 8mMOGA3yWWcatvc7zrcoTeN0Sg==
X-Google-Smtp-Source: AGHT+IE/wk3Q05no2gfpDDoPnWBWyavz6UtpVf+wQcgbuIAXjhCA5iFhIrElQcVlQV4mm1Ao7axXC34WFY+o+Ylmlao=
X-Received: by 2002:ac8:5318:0:b0:4f4:e604:f5b with SMTP id
 d75a77b69052e-4f4e604104amr23970821cf.0.1767037095168; Mon, 29 Dec 2025
 11:38:15 -0800 (PST)
MIME-Version: 1.0
References: <20251224014203.756264-1-kane_chen@aspeedtech.com>
 <20251224014203.756264-9-kane_chen@aspeedtech.com>
In-Reply-To: <20251224014203.756264-9-kane_chen@aspeedtech.com>
From: Nabih Estefan <nabihestefan@google.com>
Date: Mon, 29 Dec 2025 11:38:04 -0800
X-Gm-Features: AQt7F2rCAi6qolQ773AMGUhXvMSt1fg29xSc9fKN5LSlFKHs0DqJ6JuuKaCF_80
Message-ID: <CA+QoejUGqebS+04GqEMnJpm1KLbe4nCnCg8CwZ7f4a8P3Mr05Q@mail.gmail.com>
Subject: Re: [PATCH v4 08/19] hw/arm/aspeed: Attach UART device to AST1700
 model
To: Kane Chen <kane_chen@aspeedtech.com>
Cc: =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>, 
 Peter Maydell <peter.maydell@linaro.org>,
 Steven Lee <steven_lee@aspeedtech.com>, 
 Troy Lee <leetroy@gmail.com>, Jamin Lin <jamin_lin@aspeedtech.com>, 
 Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>, 
 "open list:ASPEED BMCs" <qemu-arm@nongnu.org>, 
 "open list:All patches CC here" <qemu-devel@nongnu.org>,
 troy_lee@aspeedtech.com, 
 =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@redhat.com>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::829;
 envelope-from=nabihestefan@google.com; helo=mail-qt1-x829.google.com
X-Spam_score_int: -175
X-Spam_score: -17.6
X-Spam_bar: -----------------
X-Spam_report: (-17.6 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_MED=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 ENV_AND_HDR_SPF_MATCH=-0.5, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, USER_IN_DEF_DKIM_WL=-7.5,
 USER_IN_DEF_SPF_WL=-7.5 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Tue, Dec 23, 2025 at 5:42=E2=80=AFPM Kane Chen <kane_chen@aspeedtech.com=
> wrote:
>
> From: Kane-Chen-AS <kane_chen@aspeedtech.com>
>
> Connect the UART controller to the AST1700 model by mapping its MMIO
> region.
>
> Signed-off-by: Kane-Chen-AS <kane_chen@aspeedtech.com>
> Reviewed-by: C=C3=A9dric Le Goater <clg@redhat.com>

Reviewed-by: Nabih Estefan <nabihestefan@google.com>
Tested-by: Nabih Estefan <nabihestefan@google.com>


> ---
>  include/hw/arm/aspeed_ast1700.h |  2 ++
>  hw/arm/aspeed_ast1700.c         | 18 ++++++++++++++++++
>  2 files changed, 20 insertions(+)
>
> diff --git a/include/hw/arm/aspeed_ast1700.h b/include/hw/arm/aspeed_ast1=
700.h
> index b9ee4952d0..a0d6b3ae44 100644
> --- a/include/hw/arm/aspeed_ast1700.h
> +++ b/include/hw/arm/aspeed_ast1700.h
> @@ -10,6 +10,7 @@
>
>  #include "hw/sysbus.h"
>  #include "hw/misc/aspeed_ltpi.h"
> +#include "hw/char/serial-mm.h"
>
>  #define TYPE_ASPEED_AST1700 "aspeed.ast1700"
>
> @@ -21,6 +22,7 @@ struct AspeedAST1700SoCState {
>      MemoryRegion iomem;
>
>      AspeedLTPIState ltpi;
> +    SerialMM uart;
>  };
>
>  #endif /* ASPEED_AST1700_H */
> diff --git a/hw/arm/aspeed_ast1700.c b/hw/arm/aspeed_ast1700.c
> index eeb586102f..f444582795 100644
> --- a/hw/arm/aspeed_ast1700.c
> +++ b/hw/arm/aspeed_ast1700.c
> @@ -10,15 +10,18 @@
>  #include "hw/boards.h"
>  #include "hw/qdev-core.h"
>  #include "qom/object.h"
> +#include "hw/qdev-properties.h"
>  #include "hw/arm/aspeed_ast1700.h"
>
>  #define AST2700_SOC_LTPI_SIZE        0x01000000
>
>  enum {
> +    ASPEED_AST1700_DEV_UART12,
>      ASPEED_AST1700_DEV_LTPI_CTRL,
>  };
>
>  static const hwaddr aspeed_ast1700_io_memmap[] =3D {
> +    [ASPEED_AST1700_DEV_UART12]    =3D  0x00C33B00,
>      [ASPEED_AST1700_DEV_LTPI_CTRL] =3D  0x00C34000,
>  };
>
> @@ -32,6 +35,17 @@ static void aspeed_ast1700_realize(DeviceState *dev, E=
rror **errp)
>                         AST2700_SOC_LTPI_SIZE);
>      sysbus_init_mmio(sbd, &s->iomem);
>
> +    /* UART */
> +    qdev_prop_set_uint8(DEVICE(&s->uart), "regshift", 2);
> +    qdev_prop_set_uint32(DEVICE(&s->uart), "baudbase", 38400);
> +    qdev_prop_set_uint8(DEVICE(&s->uart), "endianness", DEVICE_LITTLE_EN=
DIAN);
> +    if (!sysbus_realize(SYS_BUS_DEVICE(&s->uart), errp)) {
> +        return;
> +    }
> +    memory_region_add_subregion(&s->iomem,
> +                        aspeed_ast1700_io_memmap[ASPEED_AST1700_DEV_UART=
12],
> +                        sysbus_mmio_get_region(SYS_BUS_DEVICE(&s->uart),=
 0));
> +
>      /* LTPI controller */
>      if (!sysbus_realize(SYS_BUS_DEVICE(&s->ltpi), errp)) {
>          return;
> @@ -45,6 +59,10 @@ static void aspeed_ast1700_instance_init(Object *obj)
>  {
>      AspeedAST1700SoCState *s =3D ASPEED_AST1700(obj);
>
> +    /* UART */
> +    object_initialize_child(obj, "uart[*]", &s->uart,
> +                            TYPE_SERIAL_MM);
> +
>      /* LTPI controller */
>      object_initialize_child(obj, "ltpi-ctrl",
>                              &s->ltpi, TYPE_ASPEED_LTPI);
> --
> 2.43.0
>

