library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cipherBlockRegister is
port
(
-- Input ports
en, Reset, clk : in std_logic;

previousBlock: in std_logic_vector(4 downto 0);

-- Output ports
Q    : out std_logic_vector(4 downto 0);
);
end entity state_machine;

architecture Behaveral of cipherBlockRegister is

begin
   process(clk)
	begin
   if (reset = '1') then Q <= "0001";
	elsif en = '1' then
		if clk'event and clk = '1' then
			if Q = "0001" then Q <= "0010";
			elsif Q = "0010" then Q <= "0100";
			elsif Q = "0100" then Q <= "1000";
			elsif Q = "1000" then Q <= "0001";
			end if;
		end if;
	end if;
	end process;
 end architecture Behaveral;