// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "01/09/2022 17:44:27"

// 
// Device: Altera EP4CE6E22A7 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RTL (
	ready,
	clk,
	rst,
	start,
	x,
	busy,
	result);
output 	ready;
input 	clk;
input 	rst;
input 	start;
input 	[15:0] x;
output 	busy;
output 	[15:0] result;

// Design Ports Information
// ready	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busy	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[15]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[14]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[13]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[12]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[11]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[10]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[9]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[8]	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[7]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[6]	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[5]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[4]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[3]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[2]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// result[0]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_49,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[10]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[11]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[12]	=>  Location: PIN_53,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[13]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[14]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[15]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("RTL_v.sdo");
// synopsys translate_on

wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~dataout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT1 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT2 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT3 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT4 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT5 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT6 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT7 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT8 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT9 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT10 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT11 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT12 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT13 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT14 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT15 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~0 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~1 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~2 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~3 ;
wire \ready~output_o ;
wire \busy~output_o ;
wire \result[15]~output_o ;
wire \result[14]~output_o ;
wire \result[13]~output_o ;
wire \result[12]~output_o ;
wire \result[11]~output_o ;
wire \result[10]~output_o ;
wire \result[9]~output_o ;
wire \result[8]~output_o ;
wire \result[7]~output_o ;
wire \result[6]~output_o ;
wire \result[5]~output_o ;
wire \result[4]~output_o ;
wire \result[3]~output_o ;
wire \result[2]~output_o ;
wire \result[1]~output_o ;
wire \result[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \start~input_o ;
wire \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout ;
wire \inst|Selector1~0_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \inst|ps.Init~q ;
wire \inst|ns.Mult1~0_combout ;
wire \inst|ps.Mult1~q ;
wire \inst|ns.Begin~0_combout ;
wire \inst|ps.Begin~q ;
wire \inst|ns~0_combout ;
wire \inst|ps.Mult2~q ;
wire \inst|ps.Mult3~q ;
wire \inst|ps.Add~feeder_combout ;
wire \inst|ps.Add~q ;
wire \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout ;
wire \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout ;
wire \inst|Selector0~0_combout ;
wire \inst|Selector0~1_combout ;
wire \inst|ps.Idle~q ;
wire \inst|WideOr3~combout ;
wire \x[0]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0_combout ;
wire \x[1]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1_combout ;
wire \x[2]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2_combout ;
wire \x[3]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3_combout ;
wire \x[4]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4_combout ;
wire \x[5]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5_combout ;
wire \x[6]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6_combout ;
wire \x[7]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7_combout ;
wire \x[8]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8_combout ;
wire \x[9]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9_combout ;
wire \x[10]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10_combout ;
wire \x[11]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11_combout ;
wire \x[12]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12_combout ;
wire \x[13]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13_combout ;
wire \x[14]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14_combout ;
wire \x[15]~input_o ;
wire \inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~0 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~1 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~2 ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~3 ;
wire \inst1|inst9|outBus~2_combout ;
wire \inst1|inst9|outBus[1]~1_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \inst1|inst9|outBus~3_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \inst1|inst9|outBus~4_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \inst1|inst9|outBus~5_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \inst1|inst9|outBus~6_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \inst1|inst9|outBus~7_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \inst1|inst9|outBus~8_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \inst1|inst9|outBus~9_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \inst1|inst9|outBus~10_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \inst1|inst9|outBus~11_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \inst1|inst9|outBus~12_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \inst1|inst9|outBus~13_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \inst1|inst9|outBus~14_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \inst1|inst9|outBus~15_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \inst1|inst9|outBus~16_combout ;
wire \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout ;
wire \inst1|inst9|outBus~0_combout ;
wire \inst1|inst1|outBus[0]~16_combout ;
wire \inst1|inst1|outBus[11]~48_combout ;
wire \inst1|inst1|outBus[0]~17 ;
wire \inst1|inst1|outBus[1]~18_combout ;
wire \inst1|inst1|outBus[1]~19 ;
wire \inst1|inst1|outBus[2]~20_combout ;
wire \inst1|inst1|outBus[2]~21 ;
wire \inst1|inst1|outBus[3]~22_combout ;
wire \inst1|inst1|outBus[3]~23 ;
wire \inst1|inst1|outBus[4]~24_combout ;
wire \inst1|inst1|outBus[4]~25 ;
wire \inst1|inst1|outBus[5]~26_combout ;
wire \inst1|inst1|outBus[5]~27 ;
wire \inst1|inst1|outBus[6]~28_combout ;
wire \inst1|inst1|outBus[6]~29 ;
wire \inst1|inst1|outBus[7]~30_combout ;
wire \inst1|inst1|outBus[7]~31 ;
wire \inst1|inst1|outBus[8]~32_combout ;
wire \inst1|inst1|outBus[8]~33 ;
wire \inst1|inst1|outBus[9]~34_combout ;
wire \inst1|inst1|outBus[9]~35 ;
wire \inst1|inst1|outBus[10]~36_combout ;
wire \inst1|inst1|outBus[10]~37 ;
wire \inst1|inst1|outBus[11]~38_combout ;
wire \inst1|inst1|outBus[11]~39 ;
wire \inst1|inst1|outBus[12]~40_combout ;
wire \inst1|inst1|outBus[12]~41 ;
wire \inst1|inst1|outBus[13]~42_combout ;
wire \inst1|inst1|outBus[13]~43 ;
wire \inst1|inst1|outBus[14]~44_combout ;
wire \inst1|inst1|outBus[14]~45 ;
wire \inst1|inst1|outBus[15]~46_combout ;
wire [15:0] \inst1|inst1|outBus ;
wire [15:0] \inst1|inst3|lpm_mult_component|auto_generated|result ;
wire [15:0] \inst1|inst|altsyncram_component|auto_generated|q_a ;
wire [2:0] \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit ;
wire [15:0] \inst1|inst9|outBus ;
wire [15:0] \inst1|inst2|outBus ;

wire [35:0] \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [17:0] \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~0  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [0];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~1  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [1];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~2  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [2];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~3  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [3];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~dataout  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [4];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT1  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [5];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT2  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [6];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT3  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [7];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT4  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [8];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT5  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [9];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT6  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [10];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT7  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [11];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT8  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [12];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT9  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [13];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT10  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [14];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT11  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [15];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT12  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [16];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT13  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [17];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT14  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [18];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_out2~DATAOUT15  = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [19];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [0] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [20];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [1] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [21];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [2] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [22];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [3] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [23];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [4] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [24];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [5] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [25];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [6] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [26];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [7] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [27];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [8] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [28];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [9] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [29];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [10] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [30];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [11] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [31];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [12] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [32];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [13] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [33];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [14] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [34];
assign \inst1|inst3|lpm_mult_component|auto_generated|result [15] = \inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus [35];

assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~0  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~1  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~2  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~3  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31  = \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \inst1|inst|altsyncram_component|auto_generated|q_a [0] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [1] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [2] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [3] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [4] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [5] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [6] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [7] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [8] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [9] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [10] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [11] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [12] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [13] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [14] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \inst1|inst|altsyncram_component|auto_generated|q_a [15] = \inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ready~output (
	.i(!\inst|ps.Idle~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ready~output_o ),
	.obar());
// synopsys translate_off
defparam \ready~output .bus_hold = "false";
defparam \ready~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N2
cycloneive_io_obuf \busy~output (
	.i(!\inst|WideOr3~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\busy~output_o ),
	.obar());
// synopsys translate_off
defparam \busy~output .bus_hold = "false";
defparam \busy~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \result[15]~output (
	.i(\inst1|inst1|outBus [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[15]~output .bus_hold = "false";
defparam \result[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N23
cycloneive_io_obuf \result[14]~output (
	.i(\inst1|inst1|outBus [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[14]~output .bus_hold = "false";
defparam \result[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \result[13]~output (
	.i(\inst1|inst1|outBus [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[13]~output .bus_hold = "false";
defparam \result[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \result[12]~output (
	.i(\inst1|inst1|outBus [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[12]~output .bus_hold = "false";
defparam \result[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N9
cycloneive_io_obuf \result[11]~output (
	.i(\inst1|inst1|outBus [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[11]~output .bus_hold = "false";
defparam \result[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \result[10]~output (
	.i(\inst1|inst1|outBus [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[10]~output .bus_hold = "false";
defparam \result[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \result[9]~output (
	.i(\inst1|inst1|outBus [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[9]~output .bus_hold = "false";
defparam \result[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \result[8]~output (
	.i(\inst1|inst1|outBus [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[8]~output .bus_hold = "false";
defparam \result[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \result[7]~output (
	.i(\inst1|inst1|outBus [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[7]~output .bus_hold = "false";
defparam \result[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \result[6]~output (
	.i(\inst1|inst1|outBus [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[6]~output .bus_hold = "false";
defparam \result[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y7_N9
cycloneive_io_obuf \result[5]~output (
	.i(\inst1|inst1|outBus [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[5]~output .bus_hold = "false";
defparam \result[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \result[4]~output (
	.i(\inst1|inst1|outBus [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[4]~output .bus_hold = "false";
defparam \result[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \result[3]~output (
	.i(\inst1|inst1|outBus [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[3]~output .bus_hold = "false";
defparam \result[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cycloneive_io_obuf \result[2]~output (
	.i(\inst1|inst1|outBus [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[2]~output .bus_hold = "false";
defparam \result[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \result[1]~output (
	.i(\inst1|inst1|outBus [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[1]~output .bus_hold = "false";
defparam \result[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneive_io_obuf \result[0]~output (
	.i(\inst1|inst1|outBus [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\result[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \result[0]~output .bus_hold = "false";
defparam \result[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N2
cycloneive_lcell_comb \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1 (
// Equation(s):
// \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout  = (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])) # 
// (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & !\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]))

	.dataa(gnd),
	.datab(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1 .lut_mask = 16'h0C3C;
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N12
cycloneive_lcell_comb \inst|Selector1~0 (
// Equation(s):
// \inst|Selector1~0_combout  = (\start~input_o  & ((\inst|ps.Init~q ) # (!\inst|ps.Idle~q )))

	.dataa(\start~input_o ),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector1~0 .lut_mask = 16'hA0AA;
defparam \inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \inst|ps.Init (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Init .is_wysiwyg = "true";
defparam \inst|ps.Init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
cycloneive_lcell_comb \inst|ns.Mult1~0 (
// Equation(s):
// \inst|ns.Mult1~0_combout  = (\inst|ps.Add~q  & ((!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]) # (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1])))

	.dataa(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datab(\inst|ps.Add~q ),
	.datac(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst|ns.Mult1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.Mult1~0 .lut_mask = 16'h4C4C;
defparam \inst|ns.Mult1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N17
dffeas \inst|ps.Mult1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.Mult1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Mult1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Mult1 .is_wysiwyg = "true";
defparam \inst|ps.Mult1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N18
cycloneive_lcell_comb \inst|ns.Begin~0 (
// Equation(s):
// \inst|ns.Begin~0_combout  = (\inst|ps.Init~q  & !\start~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\inst|ns.Begin~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns.Begin~0 .lut_mask = 16'h00F0;
defparam \inst|ns.Begin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \inst|ps.Begin (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns.Begin~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Begin~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Begin .is_wysiwyg = "true";
defparam \inst|ps.Begin .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N10
cycloneive_lcell_comb \inst|ns~0 (
// Equation(s):
// \inst|ns~0_combout  = (\inst|ps.Mult1~q ) # (\inst|ps.Begin~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Mult1~q ),
	.datad(\inst|ps.Begin~q ),
	.cin(gnd),
	.combout(\inst|ns~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ns~0 .lut_mask = 16'hFFF0;
defparam \inst|ns~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \inst|ps.Mult2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ns~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Mult2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Mult2 .is_wysiwyg = "true";
defparam \inst|ps.Mult2 .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N7
dffeas \inst|ps.Mult3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\inst|ps.Mult2~q ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Mult3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Mult3 .is_wysiwyg = "true";
defparam \inst|ps.Mult3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
cycloneive_lcell_comb \inst|ps.Add~feeder (
// Equation(s):
// \inst|ps.Add~feeder_combout  = \inst|ps.Mult3~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\inst|ps.Mult3~q ),
	.cin(gnd),
	.combout(\inst|ps.Add~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ps.Add~feeder .lut_mask = 16'hFF00;
defparam \inst|ps.Add~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N25
dffeas \inst|ps.Add (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|ps.Add~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Add~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Add .is_wysiwyg = "true";
defparam \inst|ps.Add .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N3
dffeas \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\inst|ps.Init~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|ps.Add~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N8
cycloneive_lcell_comb \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2 (
// Equation(s):
// \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout  = (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & ((!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]) # 
// (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2])))

	.dataa(gnd),
	.datab(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datad(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2 .lut_mask = 16'h030F;
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N9
dffeas \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\inst|ps.Init~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|ps.Add~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N0
cycloneive_lcell_comb \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0 (
// Equation(s):
// \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout  = (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & ((!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))) # 
// (!\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] & \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]),
	.datac(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datad(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0 .lut_mask = 16'h0CF0;
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst7|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\inst|ps.Init~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|ps.Add~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N24
cycloneive_lcell_comb \inst|Selector0~0 (
// Equation(s):
// \inst|Selector0~0_combout  = (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] & (\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] & \inst|ps.Add~q ))

	.dataa(gnd),
	.datab(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2]),
	.datac(\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1]),
	.datad(\inst|ps.Add~q ),
	.cin(gnd),
	.combout(\inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~0 .lut_mask = 16'hC000;
defparam \inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N16
cycloneive_lcell_comb \inst|Selector0~1 (
// Equation(s):
// \inst|Selector0~1_combout  = (!\inst|Selector0~0_combout  & ((\start~input_o ) # (\inst|ps.Idle~q )))

	.dataa(\start~input_o ),
	.datab(gnd),
	.datac(\inst|ps.Idle~q ),
	.datad(\inst|Selector0~0_combout ),
	.cin(gnd),
	.combout(\inst|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Selector0~1 .lut_mask = 16'h00FA;
defparam \inst|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \inst|ps.Idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|ps.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|ps.Idle .is_wysiwyg = "true";
defparam \inst|ps.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N30
cycloneive_lcell_comb \inst|WideOr3 (
// Equation(s):
// \inst|WideOr3~combout  = (\inst|ps.Begin~q ) # ((\inst|ps.Init~q ) # (!\inst|ps.Idle~q ))

	.dataa(gnd),
	.datab(\inst|ps.Begin~q ),
	.datac(\inst|ps.Init~q ),
	.datad(\inst|ps.Idle~q ),
	.cin(gnd),
	.combout(\inst|WideOr3~combout ),
	.cout());
// synopsys translate_off
defparam \inst|WideOr3 .lut_mask = 16'hFCFF;
defparam \inst|WideOr3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \inst1|inst2|outBus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[0]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[0] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X15_Y5_N0
cycloneive_ram_block \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [2],\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [1],\inst1|inst7|LPM_COUNTER_component|auto_generated|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(3'b000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst1|inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "tanx:inst1|ROM1PORT:inst|altsyncram:altsyncram_component|altsyncram_js81:auto_generated|ALTSYNCRAM";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 3;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 7;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 8;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 3;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \inst1|inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 144'h19F0067C019F0067BD19E78666615554FFFF;
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N28
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [0])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [0]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [0]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [0]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \inst1|inst2|outBus[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[1]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[1] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N6
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [1])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [1]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [1]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [1]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N23
dffeas \inst1|inst2|outBus[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[2]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[2] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [2])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [2]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [2]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [2]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N5
dffeas \inst1|inst2|outBus[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[3]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[3] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N4
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [3])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [3]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [3]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [3]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N15
cycloneive_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \inst1|inst2|outBus[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[4]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[4] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N18
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [4])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [4]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [4]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [4]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y24_N22
cycloneive_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N13
dffeas \inst1|inst2|outBus[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[5]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[5] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N12
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [5])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [5]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [5]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [5]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \inst1|inst2|outBus[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[6]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[6] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [6])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [6]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [6]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [6]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N15
cycloneive_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N15
dffeas \inst1|inst2|outBus[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[7]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[7] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [7])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [7]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [7]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [7]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \inst1|inst2|outBus[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[8]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[8] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N28
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [8])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [8]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [8]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [8]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N22
cycloneive_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N31
dffeas \inst1|inst2|outBus[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[9]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[9] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N30
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [9])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [9]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [9]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [9]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneive_io_ibuf \x[10]~input (
	.i(x[10]),
	.ibar(gnd),
	.o(\x[10]~input_o ));
// synopsys translate_off
defparam \x[10]~input .bus_hold = "false";
defparam \x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N19
dffeas \inst1|inst2|outBus[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[10]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[10] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10_combout  = (\inst|ps.Mult3~q  & (\inst1|inst|altsyncram_component|auto_generated|q_a [10])) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & (\inst1|inst|altsyncram_component|auto_generated|q_a 
// [10])) # (!\inst|ps.Mult1~q  & ((\inst1|inst2|outBus [10])))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst1|inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\inst1|inst2|outBus [10]),
	.datad(\inst|ps.Mult1~q ),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10 .lut_mask = 16'hCCD8;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneive_io_ibuf \x[11]~input (
	.i(x[11]),
	.ibar(gnd),
	.o(\x[11]~input_o ));
// synopsys translate_off
defparam \x[11]~input .bus_hold = "false";
defparam \x[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N21
dffeas \inst1|inst2|outBus[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[11]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[11] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [11])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [11]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [11]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [11]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneive_io_ibuf \x[12]~input (
	.i(x[12]),
	.ibar(gnd),
	.o(\x[12]~input_o ));
// synopsys translate_off
defparam \x[12]~input .bus_hold = "false";
defparam \x[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N11
dffeas \inst1|inst2|outBus[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[12]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[12] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [12])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [12]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [12]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [12]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \x[13]~input (
	.i(x[13]),
	.ibar(gnd),
	.o(\x[13]~input_o ));
// synopsys translate_off
defparam \x[13]~input .bus_hold = "false";
defparam \x[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \inst1|inst2|outBus[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[13]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[13] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13_combout  = (\inst|ps.Mult3~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [13])))) # (!\inst|ps.Mult3~q  & ((\inst|ps.Mult1~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [13]))) # (!\inst|ps.Mult1~q  & (\inst1|inst2|outBus [13]))))

	.dataa(\inst|ps.Mult3~q ),
	.datab(\inst|ps.Mult1~q ),
	.datac(\inst1|inst2|outBus [13]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \x[14]~input (
	.i(x[14]),
	.ibar(gnd),
	.o(\x[14]~input_o ));
// synopsys translate_off
defparam \x[14]~input .bus_hold = "false";
defparam \x[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N17
dffeas \inst1|inst2|outBus[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[14]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[14] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N16
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [14])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [14]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [14]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [14]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \x[15]~input (
	.i(x[15]),
	.ibar(gnd),
	.o(\x[15]~input_o ));
// synopsys translate_off
defparam \x[15]~input .bus_hold = "false";
defparam \x[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \inst1|inst2|outBus[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\x[15]~input_o ),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst2|outBus [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst2|outBus[15] .is_wysiwyg = "true";
defparam \inst1|inst2|outBus[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y5_N22
cycloneive_lcell_comb \inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15 (
// Equation(s):
// \inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15_combout  = (\inst|ps.Mult1~q  & (((\inst1|inst|altsyncram_component|auto_generated|q_a [15])))) # (!\inst|ps.Mult1~q  & ((\inst|ps.Mult3~q  & 
// ((\inst1|inst|altsyncram_component|auto_generated|q_a [15]))) # (!\inst|ps.Mult3~q  & (\inst1|inst2|outBus [15]))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Mult3~q ),
	.datac(\inst1|inst2|outBus [15]),
	.datad(\inst1|inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15 .lut_mask = 16'hFE10;
defparam \inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X20_Y5_N0
cycloneive_mac_mult \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 (
	.signa(gnd),
	.signb(gnd),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst1|inst6|LPM_MUX_component|auto_generated|result_node[15]~15_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[14]~14_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[13]~13_combout ,
\inst1|inst6|LPM_MUX_component|auto_generated|result_node[12]~12_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[11]~11_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[10]~10_combout ,
\inst1|inst6|LPM_MUX_component|auto_generated|result_node[9]~9_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[8]~8_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[7]~7_combout ,
\inst1|inst6|LPM_MUX_component|auto_generated|result_node[6]~6_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[5]~5_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[4]~4_combout ,
\inst1|inst6|LPM_MUX_component|auto_generated|result_node[3]~3_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[2]~2_combout ,\inst1|inst6|LPM_MUX_component|auto_generated|result_node[1]~1_combout ,
\inst1|inst6|LPM_MUX_component|auto_generated|result_node[0]~0_combout ,gnd,gnd}),
	.datab({!\inst1|inst9|outBus [15],!\inst1|inst9|outBus [14],!\inst1|inst9|outBus [13],!\inst1|inst9|outBus [12],!\inst1|inst9|outBus [11],!\inst1|inst9|outBus [10],!\inst1|inst9|outBus [9],!\inst1|inst9|outBus [8],!\inst1|inst9|outBus [7],!\inst1|inst9|outBus [6],!\inst1|inst9|outBus [5],!\inst1|inst9|outBus [4],!
\inst1|inst9|outBus [3],!\inst1|inst9|outBus [2],!\inst1|inst9|outBus [1],!\inst1|inst9|outBus [0],gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .datab_clock = "none";
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X20_Y5_N2
cycloneive_mac_out \inst1|inst3|lpm_mult_component|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT31 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT30 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT29 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT28 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT27 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT26 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT25 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT24 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT23 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT22 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT21 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT20 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT19 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT18 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT17 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT16 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT15 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT14 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT13 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT12 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT11 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT10 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT9 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT8 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT7 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT6 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT5 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT4 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT3 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT2 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~DATAOUT1 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~dataout ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~3 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~2 ,
\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~1 ,\inst1|inst3|lpm_mult_component|auto_generated|mac_mult1~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\inst1|inst3|lpm_mult_component|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_out2 .dataa_width = 36;
defparam \inst1|inst3|lpm_mult_component|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N30
cycloneive_lcell_comb \inst1|inst9|outBus~2 (
// Equation(s):
// \inst1|inst9|outBus~2_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [14]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~2 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N28
cycloneive_lcell_comb \inst1|inst9|outBus[1]~1 (
// Equation(s):
// \inst1|inst9|outBus[1]~1_combout  = \inst|ps.Init~q  $ (((\inst|ps.Mult1~q ) # ((\inst|ps.Mult3~q ) # (\inst|ps.Mult2~q ))))

	.dataa(\inst|ps.Mult1~q ),
	.datab(\inst|ps.Init~q ),
	.datac(\inst|ps.Mult3~q ),
	.datad(\inst|ps.Mult2~q ),
	.cin(gnd),
	.combout(\inst1|inst9|outBus[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus[1]~1 .lut_mask = 16'h3336;
defparam \inst1|inst9|outBus[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N31
dffeas \inst1|inst9|outBus[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~2_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[14] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N8
cycloneive_lcell_comb \inst1|inst9|outBus~3 (
// Equation(s):
// \inst1|inst9|outBus~3_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [13]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~3 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N9
dffeas \inst1|inst9|outBus[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~3_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[13] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N26
cycloneive_lcell_comb \inst1|inst9|outBus~4 (
// Equation(s):
// \inst1|inst9|outBus~4_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [12]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~4 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N27
dffeas \inst1|inst9|outBus[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~4_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[12] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_lcell_comb \inst1|inst9|outBus~5 (
// Equation(s):
// \inst1|inst9|outBus~5_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [11])

	.dataa(gnd),
	.datab(\inst|ps.Init~q ),
	.datac(\inst1|inst3|lpm_mult_component|auto_generated|result [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~5 .lut_mask = 16'h0303;
defparam \inst1|inst9|outBus~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \inst1|inst9|outBus[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~5_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[11] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N14
cycloneive_lcell_comb \inst1|inst9|outBus~6 (
// Equation(s):
// \inst1|inst9|outBus~6_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [10]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~6 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N15
dffeas \inst1|inst9|outBus[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~6_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[10] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N16
cycloneive_lcell_comb \inst1|inst9|outBus~7 (
// Equation(s):
// \inst1|inst9|outBus~7_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [9]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~7 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N17
dffeas \inst1|inst9|outBus[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~7_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[9] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N22
cycloneive_lcell_comb \inst1|inst9|outBus~8 (
// Equation(s):
// \inst1|inst9|outBus~8_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [8])

	.dataa(gnd),
	.datab(\inst|ps.Init~q ),
	.datac(\inst1|inst3|lpm_mult_component|auto_generated|result [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~8 .lut_mask = 16'h0303;
defparam \inst1|inst9|outBus~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N23
dffeas \inst1|inst9|outBus[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~8_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[8] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N12
cycloneive_lcell_comb \inst1|inst9|outBus~9 (
// Equation(s):
// \inst1|inst9|outBus~9_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [7]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~9 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \inst1|inst9|outBus[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~9_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[7] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N18
cycloneive_lcell_comb \inst1|inst9|outBus~10 (
// Equation(s):
// \inst1|inst9|outBus~10_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [6])

	.dataa(gnd),
	.datab(\inst|ps.Init~q ),
	.datac(\inst1|inst3|lpm_mult_component|auto_generated|result [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~10 .lut_mask = 16'h0303;
defparam \inst1|inst9|outBus~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \inst1|inst9|outBus[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~10_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[6] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N20
cycloneive_lcell_comb \inst1|inst9|outBus~11 (
// Equation(s):
// \inst1|inst9|outBus~11_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [5]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~11 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N21
dffeas \inst1|inst9|outBus[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~11_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[5] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N6
cycloneive_lcell_comb \inst1|inst9|outBus~12 (
// Equation(s):
// \inst1|inst9|outBus~12_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [4])

	.dataa(gnd),
	.datab(\inst|ps.Init~q ),
	.datac(\inst1|inst3|lpm_mult_component|auto_generated|result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~12 .lut_mask = 16'h0303;
defparam \inst1|inst9|outBus~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N7
dffeas \inst1|inst9|outBus[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~12_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[4] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_lcell_comb \inst1|inst9|outBus~13 (
// Equation(s):
// \inst1|inst9|outBus~13_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [3]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~13 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \inst1|inst9|outBus[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~13_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[3] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_lcell_comb \inst1|inst9|outBus~14 (
// Equation(s):
// \inst1|inst9|outBus~14_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [2]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~14 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N3
dffeas \inst1|inst9|outBus[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~14_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[2] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N24
cycloneive_lcell_comb \inst1|inst9|outBus~15 (
// Equation(s):
// \inst1|inst9|outBus~15_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [1]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~15 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N25
dffeas \inst1|inst9|outBus[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~15_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[1] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N10
cycloneive_lcell_comb \inst1|inst9|outBus~16 (
// Equation(s):
// \inst1|inst9|outBus~16_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [0]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~16 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \inst1|inst9|outBus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[0] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N28
cycloneive_lcell_comb \inst1|inst9|outBus~0 (
// Equation(s):
// \inst1|inst9|outBus~0_combout  = (!\inst|ps.Init~q  & !\inst1|inst3|lpm_mult_component|auto_generated|result [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst1|inst3|lpm_mult_component|auto_generated|result [15]),
	.cin(gnd),
	.combout(\inst1|inst9|outBus~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst9|outBus~0 .lut_mask = 16'h000F;
defparam \inst1|inst9|outBus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y5_N29
dffeas \inst1|inst9|outBus[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst9|outBus~0_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst1|inst9|outBus[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst9|outBus [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst9|outBus[15] .is_wysiwyg = "true";
defparam \inst1|inst9|outBus[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N0
cycloneive_lcell_comb \inst1|inst1|outBus[0]~16 (
// Equation(s):
// \inst1|inst1|outBus[0]~16_combout  = (\inst1|inst9|outBus [0] & (\inst1|inst1|outBus [0] & VCC)) # (!\inst1|inst9|outBus [0] & (\inst1|inst1|outBus [0] $ (VCC)))
// \inst1|inst1|outBus[0]~17  = CARRY((!\inst1|inst9|outBus [0] & \inst1|inst1|outBus [0]))

	.dataa(\inst1|inst9|outBus [0]),
	.datab(\inst1|inst1|outBus [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst1|inst1|outBus[0]~16_combout ),
	.cout(\inst1|inst1|outBus[0]~17 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[0]~16 .lut_mask = 16'h9944;
defparam \inst1|inst1|outBus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y5_N14
cycloneive_lcell_comb \inst1|inst1|outBus[11]~48 (
// Equation(s):
// \inst1|inst1|outBus[11]~48_combout  = \inst|ps.Init~q  $ (\inst|ps.Add~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\inst|ps.Init~q ),
	.datad(\inst|ps.Add~q ),
	.cin(gnd),
	.combout(\inst1|inst1|outBus[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|outBus[11]~48 .lut_mask = 16'h0FF0;
defparam \inst1|inst1|outBus[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y5_N1
dffeas \inst1|inst1|outBus[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[0]~16_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[0] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N2
cycloneive_lcell_comb \inst1|inst1|outBus[1]~18 (
// Equation(s):
// \inst1|inst1|outBus[1]~18_combout  = (\inst1|inst9|outBus [1] & ((\inst1|inst1|outBus [1] & (!\inst1|inst1|outBus[0]~17 )) # (!\inst1|inst1|outBus [1] & ((\inst1|inst1|outBus[0]~17 ) # (GND))))) # (!\inst1|inst9|outBus [1] & ((\inst1|inst1|outBus [1] & 
// (\inst1|inst1|outBus[0]~17  & VCC)) # (!\inst1|inst1|outBus [1] & (!\inst1|inst1|outBus[0]~17 ))))
// \inst1|inst1|outBus[1]~19  = CARRY((\inst1|inst9|outBus [1] & ((!\inst1|inst1|outBus[0]~17 ) # (!\inst1|inst1|outBus [1]))) # (!\inst1|inst9|outBus [1] & (!\inst1|inst1|outBus [1] & !\inst1|inst1|outBus[0]~17 )))

	.dataa(\inst1|inst9|outBus [1]),
	.datab(\inst1|inst1|outBus [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[0]~17 ),
	.combout(\inst1|inst1|outBus[1]~18_combout ),
	.cout(\inst1|inst1|outBus[1]~19 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[1]~18 .lut_mask = 16'h692B;
defparam \inst1|inst1|outBus[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N3
dffeas \inst1|inst1|outBus[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[1] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N4
cycloneive_lcell_comb \inst1|inst1|outBus[2]~20 (
// Equation(s):
// \inst1|inst1|outBus[2]~20_combout  = ((\inst1|inst9|outBus [2] $ (\inst1|inst1|outBus [2] $ (\inst1|inst1|outBus[1]~19 )))) # (GND)
// \inst1|inst1|outBus[2]~21  = CARRY((\inst1|inst9|outBus [2] & (\inst1|inst1|outBus [2] & !\inst1|inst1|outBus[1]~19 )) # (!\inst1|inst9|outBus [2] & ((\inst1|inst1|outBus [2]) # (!\inst1|inst1|outBus[1]~19 ))))

	.dataa(\inst1|inst9|outBus [2]),
	.datab(\inst1|inst1|outBus [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[1]~19 ),
	.combout(\inst1|inst1|outBus[2]~20_combout ),
	.cout(\inst1|inst1|outBus[2]~21 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[2]~20 .lut_mask = 16'h964D;
defparam \inst1|inst1|outBus[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N5
dffeas \inst1|inst1|outBus[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[2]~20_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[2] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N6
cycloneive_lcell_comb \inst1|inst1|outBus[3]~22 (
// Equation(s):
// \inst1|inst1|outBus[3]~22_combout  = (\inst1|inst1|outBus [3] & ((\inst1|inst9|outBus [3] & (!\inst1|inst1|outBus[2]~21 )) # (!\inst1|inst9|outBus [3] & (\inst1|inst1|outBus[2]~21  & VCC)))) # (!\inst1|inst1|outBus [3] & ((\inst1|inst9|outBus [3] & 
// ((\inst1|inst1|outBus[2]~21 ) # (GND))) # (!\inst1|inst9|outBus [3] & (!\inst1|inst1|outBus[2]~21 ))))
// \inst1|inst1|outBus[3]~23  = CARRY((\inst1|inst1|outBus [3] & (\inst1|inst9|outBus [3] & !\inst1|inst1|outBus[2]~21 )) # (!\inst1|inst1|outBus [3] & ((\inst1|inst9|outBus [3]) # (!\inst1|inst1|outBus[2]~21 ))))

	.dataa(\inst1|inst1|outBus [3]),
	.datab(\inst1|inst9|outBus [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[2]~21 ),
	.combout(\inst1|inst1|outBus[3]~22_combout ),
	.cout(\inst1|inst1|outBus[3]~23 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[3]~22 .lut_mask = 16'h694D;
defparam \inst1|inst1|outBus[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N7
dffeas \inst1|inst1|outBus[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[3]~22_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[3] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N8
cycloneive_lcell_comb \inst1|inst1|outBus[4]~24 (
// Equation(s):
// \inst1|inst1|outBus[4]~24_combout  = ((\inst1|inst9|outBus [4] $ (\inst1|inst1|outBus [4] $ (\inst1|inst1|outBus[3]~23 )))) # (GND)
// \inst1|inst1|outBus[4]~25  = CARRY((\inst1|inst9|outBus [4] & (\inst1|inst1|outBus [4] & !\inst1|inst1|outBus[3]~23 )) # (!\inst1|inst9|outBus [4] & ((\inst1|inst1|outBus [4]) # (!\inst1|inst1|outBus[3]~23 ))))

	.dataa(\inst1|inst9|outBus [4]),
	.datab(\inst1|inst1|outBus [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[3]~23 ),
	.combout(\inst1|inst1|outBus[4]~24_combout ),
	.cout(\inst1|inst1|outBus[4]~25 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[4]~24 .lut_mask = 16'h964D;
defparam \inst1|inst1|outBus[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N9
dffeas \inst1|inst1|outBus[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[4]~24_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[4] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N10
cycloneive_lcell_comb \inst1|inst1|outBus[5]~26 (
// Equation(s):
// \inst1|inst1|outBus[5]~26_combout  = (\inst1|inst1|outBus [5] & ((\inst1|inst9|outBus [5] & (!\inst1|inst1|outBus[4]~25 )) # (!\inst1|inst9|outBus [5] & (\inst1|inst1|outBus[4]~25  & VCC)))) # (!\inst1|inst1|outBus [5] & ((\inst1|inst9|outBus [5] & 
// ((\inst1|inst1|outBus[4]~25 ) # (GND))) # (!\inst1|inst9|outBus [5] & (!\inst1|inst1|outBus[4]~25 ))))
// \inst1|inst1|outBus[5]~27  = CARRY((\inst1|inst1|outBus [5] & (\inst1|inst9|outBus [5] & !\inst1|inst1|outBus[4]~25 )) # (!\inst1|inst1|outBus [5] & ((\inst1|inst9|outBus [5]) # (!\inst1|inst1|outBus[4]~25 ))))

	.dataa(\inst1|inst1|outBus [5]),
	.datab(\inst1|inst9|outBus [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[4]~25 ),
	.combout(\inst1|inst1|outBus[5]~26_combout ),
	.cout(\inst1|inst1|outBus[5]~27 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[5]~26 .lut_mask = 16'h694D;
defparam \inst1|inst1|outBus[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N11
dffeas \inst1|inst1|outBus[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[5]~26_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[5] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N12
cycloneive_lcell_comb \inst1|inst1|outBus[6]~28 (
// Equation(s):
// \inst1|inst1|outBus[6]~28_combout  = ((\inst1|inst1|outBus [6] $ (\inst1|inst9|outBus [6] $ (\inst1|inst1|outBus[5]~27 )))) # (GND)
// \inst1|inst1|outBus[6]~29  = CARRY((\inst1|inst1|outBus [6] & ((!\inst1|inst1|outBus[5]~27 ) # (!\inst1|inst9|outBus [6]))) # (!\inst1|inst1|outBus [6] & (!\inst1|inst9|outBus [6] & !\inst1|inst1|outBus[5]~27 )))

	.dataa(\inst1|inst1|outBus [6]),
	.datab(\inst1|inst9|outBus [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[5]~27 ),
	.combout(\inst1|inst1|outBus[6]~28_combout ),
	.cout(\inst1|inst1|outBus[6]~29 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[6]~28 .lut_mask = 16'h962B;
defparam \inst1|inst1|outBus[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N13
dffeas \inst1|inst1|outBus[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[6]~28_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[6] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N14
cycloneive_lcell_comb \inst1|inst1|outBus[7]~30 (
// Equation(s):
// \inst1|inst1|outBus[7]~30_combout  = (\inst1|inst9|outBus [7] & ((\inst1|inst1|outBus [7] & (!\inst1|inst1|outBus[6]~29 )) # (!\inst1|inst1|outBus [7] & ((\inst1|inst1|outBus[6]~29 ) # (GND))))) # (!\inst1|inst9|outBus [7] & ((\inst1|inst1|outBus [7] & 
// (\inst1|inst1|outBus[6]~29  & VCC)) # (!\inst1|inst1|outBus [7] & (!\inst1|inst1|outBus[6]~29 ))))
// \inst1|inst1|outBus[7]~31  = CARRY((\inst1|inst9|outBus [7] & ((!\inst1|inst1|outBus[6]~29 ) # (!\inst1|inst1|outBus [7]))) # (!\inst1|inst9|outBus [7] & (!\inst1|inst1|outBus [7] & !\inst1|inst1|outBus[6]~29 )))

	.dataa(\inst1|inst9|outBus [7]),
	.datab(\inst1|inst1|outBus [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[6]~29 ),
	.combout(\inst1|inst1|outBus[7]~30_combout ),
	.cout(\inst1|inst1|outBus[7]~31 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[7]~30 .lut_mask = 16'h692B;
defparam \inst1|inst1|outBus[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N15
dffeas \inst1|inst1|outBus[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[7]~30_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[7] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N16
cycloneive_lcell_comb \inst1|inst1|outBus[8]~32 (
// Equation(s):
// \inst1|inst1|outBus[8]~32_combout  = ((\inst1|inst1|outBus [8] $ (\inst1|inst9|outBus [8] $ (\inst1|inst1|outBus[7]~31 )))) # (GND)
// \inst1|inst1|outBus[8]~33  = CARRY((\inst1|inst1|outBus [8] & ((!\inst1|inst1|outBus[7]~31 ) # (!\inst1|inst9|outBus [8]))) # (!\inst1|inst1|outBus [8] & (!\inst1|inst9|outBus [8] & !\inst1|inst1|outBus[7]~31 )))

	.dataa(\inst1|inst1|outBus [8]),
	.datab(\inst1|inst9|outBus [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[7]~31 ),
	.combout(\inst1|inst1|outBus[8]~32_combout ),
	.cout(\inst1|inst1|outBus[8]~33 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[8]~32 .lut_mask = 16'h962B;
defparam \inst1|inst1|outBus[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N17
dffeas \inst1|inst1|outBus[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[8]~32_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[8] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N18
cycloneive_lcell_comb \inst1|inst1|outBus[9]~34 (
// Equation(s):
// \inst1|inst1|outBus[9]~34_combout  = (\inst1|inst9|outBus [9] & ((\inst1|inst1|outBus [9] & (!\inst1|inst1|outBus[8]~33 )) # (!\inst1|inst1|outBus [9] & ((\inst1|inst1|outBus[8]~33 ) # (GND))))) # (!\inst1|inst9|outBus [9] & ((\inst1|inst1|outBus [9] & 
// (\inst1|inst1|outBus[8]~33  & VCC)) # (!\inst1|inst1|outBus [9] & (!\inst1|inst1|outBus[8]~33 ))))
// \inst1|inst1|outBus[9]~35  = CARRY((\inst1|inst9|outBus [9] & ((!\inst1|inst1|outBus[8]~33 ) # (!\inst1|inst1|outBus [9]))) # (!\inst1|inst9|outBus [9] & (!\inst1|inst1|outBus [9] & !\inst1|inst1|outBus[8]~33 )))

	.dataa(\inst1|inst9|outBus [9]),
	.datab(\inst1|inst1|outBus [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[8]~33 ),
	.combout(\inst1|inst1|outBus[9]~34_combout ),
	.cout(\inst1|inst1|outBus[9]~35 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[9]~34 .lut_mask = 16'h692B;
defparam \inst1|inst1|outBus[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N19
dffeas \inst1|inst1|outBus[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[9]~34_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[9] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N20
cycloneive_lcell_comb \inst1|inst1|outBus[10]~36 (
// Equation(s):
// \inst1|inst1|outBus[10]~36_combout  = ((\inst1|inst9|outBus [10] $ (\inst1|inst1|outBus [10] $ (\inst1|inst1|outBus[9]~35 )))) # (GND)
// \inst1|inst1|outBus[10]~37  = CARRY((\inst1|inst9|outBus [10] & (\inst1|inst1|outBus [10] & !\inst1|inst1|outBus[9]~35 )) # (!\inst1|inst9|outBus [10] & ((\inst1|inst1|outBus [10]) # (!\inst1|inst1|outBus[9]~35 ))))

	.dataa(\inst1|inst9|outBus [10]),
	.datab(\inst1|inst1|outBus [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[9]~35 ),
	.combout(\inst1|inst1|outBus[10]~36_combout ),
	.cout(\inst1|inst1|outBus[10]~37 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[10]~36 .lut_mask = 16'h964D;
defparam \inst1|inst1|outBus[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N21
dffeas \inst1|inst1|outBus[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[10]~36_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[10] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N22
cycloneive_lcell_comb \inst1|inst1|outBus[11]~38 (
// Equation(s):
// \inst1|inst1|outBus[11]~38_combout  = (\inst1|inst1|outBus [11] & ((\inst1|inst9|outBus [11] & (!\inst1|inst1|outBus[10]~37 )) # (!\inst1|inst9|outBus [11] & (\inst1|inst1|outBus[10]~37  & VCC)))) # (!\inst1|inst1|outBus [11] & ((\inst1|inst9|outBus [11] 
// & ((\inst1|inst1|outBus[10]~37 ) # (GND))) # (!\inst1|inst9|outBus [11] & (!\inst1|inst1|outBus[10]~37 ))))
// \inst1|inst1|outBus[11]~39  = CARRY((\inst1|inst1|outBus [11] & (\inst1|inst9|outBus [11] & !\inst1|inst1|outBus[10]~37 )) # (!\inst1|inst1|outBus [11] & ((\inst1|inst9|outBus [11]) # (!\inst1|inst1|outBus[10]~37 ))))

	.dataa(\inst1|inst1|outBus [11]),
	.datab(\inst1|inst9|outBus [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[10]~37 ),
	.combout(\inst1|inst1|outBus[11]~38_combout ),
	.cout(\inst1|inst1|outBus[11]~39 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[11]~38 .lut_mask = 16'h694D;
defparam \inst1|inst1|outBus[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N23
dffeas \inst1|inst1|outBus[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[11]~38_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[11] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N24
cycloneive_lcell_comb \inst1|inst1|outBus[12]~40 (
// Equation(s):
// \inst1|inst1|outBus[12]~40_combout  = ((\inst1|inst9|outBus [12] $ (\inst1|inst1|outBus [12] $ (\inst1|inst1|outBus[11]~39 )))) # (GND)
// \inst1|inst1|outBus[12]~41  = CARRY((\inst1|inst9|outBus [12] & (\inst1|inst1|outBus [12] & !\inst1|inst1|outBus[11]~39 )) # (!\inst1|inst9|outBus [12] & ((\inst1|inst1|outBus [12]) # (!\inst1|inst1|outBus[11]~39 ))))

	.dataa(\inst1|inst9|outBus [12]),
	.datab(\inst1|inst1|outBus [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[11]~39 ),
	.combout(\inst1|inst1|outBus[12]~40_combout ),
	.cout(\inst1|inst1|outBus[12]~41 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[12]~40 .lut_mask = 16'h964D;
defparam \inst1|inst1|outBus[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N25
dffeas \inst1|inst1|outBus[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[12]~40_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[12] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N26
cycloneive_lcell_comb \inst1|inst1|outBus[13]~42 (
// Equation(s):
// \inst1|inst1|outBus[13]~42_combout  = (\inst1|inst1|outBus [13] & ((\inst1|inst9|outBus [13] & (!\inst1|inst1|outBus[12]~41 )) # (!\inst1|inst9|outBus [13] & (\inst1|inst1|outBus[12]~41  & VCC)))) # (!\inst1|inst1|outBus [13] & ((\inst1|inst9|outBus [13] 
// & ((\inst1|inst1|outBus[12]~41 ) # (GND))) # (!\inst1|inst9|outBus [13] & (!\inst1|inst1|outBus[12]~41 ))))
// \inst1|inst1|outBus[13]~43  = CARRY((\inst1|inst1|outBus [13] & (\inst1|inst9|outBus [13] & !\inst1|inst1|outBus[12]~41 )) # (!\inst1|inst1|outBus [13] & ((\inst1|inst9|outBus [13]) # (!\inst1|inst1|outBus[12]~41 ))))

	.dataa(\inst1|inst1|outBus [13]),
	.datab(\inst1|inst9|outBus [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[12]~41 ),
	.combout(\inst1|inst1|outBus[13]~42_combout ),
	.cout(\inst1|inst1|outBus[13]~43 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[13]~42 .lut_mask = 16'h694D;
defparam \inst1|inst1|outBus[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N27
dffeas \inst1|inst1|outBus[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[13]~42_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[13] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N28
cycloneive_lcell_comb \inst1|inst1|outBus[14]~44 (
// Equation(s):
// \inst1|inst1|outBus[14]~44_combout  = ((\inst1|inst9|outBus [14] $ (\inst1|inst1|outBus [14] $ (\inst1|inst1|outBus[13]~43 )))) # (GND)
// \inst1|inst1|outBus[14]~45  = CARRY((\inst1|inst9|outBus [14] & (\inst1|inst1|outBus [14] & !\inst1|inst1|outBus[13]~43 )) # (!\inst1|inst9|outBus [14] & ((\inst1|inst1|outBus [14]) # (!\inst1|inst1|outBus[13]~43 ))))

	.dataa(\inst1|inst9|outBus [14]),
	.datab(\inst1|inst1|outBus [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\inst1|inst1|outBus[13]~43 ),
	.combout(\inst1|inst1|outBus[14]~44_combout ),
	.cout(\inst1|inst1|outBus[14]~45 ));
// synopsys translate_off
defparam \inst1|inst1|outBus[14]~44 .lut_mask = 16'h964D;
defparam \inst1|inst1|outBus[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N29
dffeas \inst1|inst1|outBus[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[14]~44_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[14] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y5_N30
cycloneive_lcell_comb \inst1|inst1|outBus[15]~46 (
// Equation(s):
// \inst1|inst1|outBus[15]~46_combout  = \inst1|inst1|outBus [15] $ (\inst1|inst9|outBus [15] $ (!\inst1|inst1|outBus[14]~45 ))

	.dataa(\inst1|inst1|outBus [15]),
	.datab(\inst1|inst9|outBus [15]),
	.datac(gnd),
	.datad(gnd),
	.cin(\inst1|inst1|outBus[14]~45 ),
	.combout(\inst1|inst1|outBus[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \inst1|inst1|outBus[15]~46 .lut_mask = 16'h6969;
defparam \inst1|inst1|outBus[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y5_N31
dffeas \inst1|inst1|outBus[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\inst1|inst1|outBus[15]~46_combout ),
	.asdata(vcc),
	.clrn(!\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\inst|ps.Init~q ),
	.sload(gnd),
	.ena(\inst1|inst1|outBus[11]~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|inst1|outBus [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|inst1|outBus[15] .is_wysiwyg = "true";
defparam \inst1|inst1|outBus[15] .power_up = "low";
// synopsys translate_on

assign ready = \ready~output_o ;

assign busy = \busy~output_o ;

assign result[15] = \result[15]~output_o ;

assign result[14] = \result[14]~output_o ;

assign result[13] = \result[13]~output_o ;

assign result[12] = \result[12]~output_o ;

assign result[11] = \result[11]~output_o ;

assign result[10] = \result[10]~output_o ;

assign result[9] = \result[9]~output_o ;

assign result[8] = \result[8]~output_o ;

assign result[7] = \result[7]~output_o ;

assign result[6] = \result[6]~output_o ;

assign result[5] = \result[5]~output_o ;

assign result[4] = \result[4]~output_o ;

assign result[3] = \result[3]~output_o ;

assign result[2] = \result[2]~output_o ;

assign result[1] = \result[1]~output_o ;

assign result[0] = \result[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
