// Seed: 2565980046
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_7(
      .id_0(id_2), .id_1(id_3), .id_2(id_5), .id_3(1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic   id_0,
    output supply0 id_1,
    output supply1 id_2
);
  wire id_4 = id_4;
  logic [7:0] id_5;
  wire id_6;
  assign id_6 = id_6;
  logic id_7;
  assign id_4 = 1;
  assign id_0 = id_7;
  logic id_8 = id_7;
  assign id_5[1] = 1 ? 1 : 1;
  always
    if (id_7) begin : LABEL_0
      id_1 = 1'b0;
    end else id_8 <= 1'b0;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_4,
      id_4
  );
endmodule
