axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi_vip_pkg.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
clk_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
rst_vip_if.sv,systemverilog,xilinx_vip,D:/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
i2_receiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/29c9/i2_receiver.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_i2s_receiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_receiver_0_0/sim/design_1_i2s_receiver_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
i2s_transceiver.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/a157/i2s_transceiver.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_i2s_transceiver_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_i2s_transceiver_0_0/sim/design_1_i2s_transceiver_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_10,../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/0980/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_12,../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/6dcf"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../fx-processor.gen/sources_1/bd/design_1/ipshared/f42d/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
