/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [16:0] _04_;
  wire [11:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[20] ? in_data[54] : in_data[41]);
  assign celloutsig_1_3z = !(celloutsig_1_0z ? celloutsig_1_0z : in_data[181]);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_4z : celloutsig_1_3z);
  assign celloutsig_1_8z = !(_00_ ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_9z = !(celloutsig_1_4z ? celloutsig_1_8z : celloutsig_1_6z);
  assign celloutsig_1_15z = !(celloutsig_1_9z ? in_data[117] : celloutsig_1_5z);
  assign celloutsig_1_19z = !(in_data[137] ? celloutsig_1_0z : celloutsig_1_6z);
  assign celloutsig_0_6z = !(celloutsig_0_5z ? celloutsig_0_0z : _01_);
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_23z = !(celloutsig_0_2z ? celloutsig_0_9z : celloutsig_0_3z);
  assign celloutsig_1_0z = !(in_data[146] ? in_data[118] : in_data[171]);
  reg [11:0] _17_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _17_ <= 12'h000;
    else _17_ <= in_data[24:13];
  assign { _05_[11], _02_, _05_[9:6], _03_, _05_[4], _01_, _05_[2:0] } = _17_;
  reg [16:0] _18_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 17'h00000;
    else _18_ <= { in_data[176:165], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _04_[16:5], _00_, _04_[3:0] } = _18_;
  assign celloutsig_1_4z = celloutsig_1_3z & _04_[11];
  assign celloutsig_1_6z = in_data[109] & _04_[16];
  assign celloutsig_0_3z = celloutsig_0_1z & in_data[2];
  assign celloutsig_1_12z = celloutsig_1_3z & _04_[8];
  assign celloutsig_1_18z = celloutsig_1_15z & celloutsig_1_12z;
  assign celloutsig_0_5z = _03_ & celloutsig_0_3z;
  assign celloutsig_0_9z = celloutsig_0_1z & in_data[26];
  assign celloutsig_0_1z = in_data[11] & celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_6z & celloutsig_0_9z;
  assign _04_[4] = _00_;
  assign { _05_[10], _05_[5], _05_[3] } = { _02_, _03_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
