-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    data_0_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_1_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_2_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_3_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_4_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_5_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_6_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_7_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_8_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    data_9_V_read : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (23 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv34_3FFFFFFF9 : STD_LOGIC_VECTOR (33 downto 0) := "1111111111111111111111111111111001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_200 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tanh_table5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce0 : STD_LOGIC;
    signal tanh_table5_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce1 : STD_LOGIC;
    signal tanh_table5_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce2 : STD_LOGIC;
    signal tanh_table5_q2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce3 : STD_LOGIC;
    signal tanh_table5_q3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce4 : STD_LOGIC;
    signal tanh_table5_q4 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce5 : STD_LOGIC;
    signal tanh_table5_q5 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce6 : STD_LOGIC;
    signal tanh_table5_q6 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce7 : STD_LOGIC;
    signal tanh_table5_q7 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce8 : STD_LOGIC;
    signal tanh_table5_q8 : STD_LOGIC_VECTOR (10 downto 0);
    signal tanh_table5_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal tanh_table5_ce9 : STD_LOGIC;
    signal tanh_table5_q9 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal zext_ln544_fu_355_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_557_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_3_fu_658_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_4_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_5_fu_860_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_6_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_7_fu_1062_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_1163_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_9_fu_1264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal shl_ln_fu_259_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_fu_273_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_fu_277_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln_fu_291_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_fu_301_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_fu_267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_307_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_fu_315_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_fu_323_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_fu_327_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_21_fu_339_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_fu_333_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_fu_347_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_s_fu_360_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_38_fu_374_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_1_fu_378_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_s_fu_392_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_1_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_20_fu_402_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_20_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_20_fu_408_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_20_fu_416_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_20_fu_424_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_20_fu_428_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_22_fu_440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_20_fu_434_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_20_fu_448_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_19_fu_461_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_39_fu_475_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_2_fu_479_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_19_fu_493_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_2_fu_487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_21_fu_503_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_21_fu_469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_21_fu_509_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_21_fu_517_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_21_fu_525_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_21_fu_529_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_21_fu_535_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_21_fu_549_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_20_fu_562_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_40_fu_576_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_3_fu_580_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_20_fu_594_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_3_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_22_fu_604_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_22_fu_570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_22_fu_610_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_22_fu_618_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_22_fu_626_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_22_fu_630_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_642_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_22_fu_636_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_22_fu_650_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_21_fu_663_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_41_fu_677_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_4_fu_681_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_21_fu_695_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_4_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_23_fu_705_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_23_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_23_fu_711_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_23_fu_719_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_23_fu_727_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_23_fu_731_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_25_fu_743_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_23_fu_737_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_23_fu_751_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_22_fu_764_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_42_fu_778_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_5_fu_782_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_22_fu_796_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_5_fu_790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_24_fu_806_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_24_fu_772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_24_fu_812_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_24_fu_820_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_24_fu_828_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_24_fu_832_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_26_fu_844_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_24_fu_838_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_24_fu_852_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_23_fu_865_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_43_fu_879_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_6_fu_883_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_23_fu_897_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_6_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_25_fu_907_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_25_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_25_fu_913_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_25_fu_921_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_25_fu_929_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_25_fu_933_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_27_fu_945_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_25_fu_939_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_25_fu_953_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_24_fu_966_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_44_fu_980_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_7_fu_984_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_24_fu_998_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_7_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_26_fu_1008_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_26_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_26_fu_1014_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_26_fu_1022_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_26_fu_1030_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_26_fu_1034_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_28_fu_1046_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_26_fu_1040_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_26_fu_1054_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_25_fu_1067_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_45_fu_1081_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_8_fu_1085_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_25_fu_1099_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_8_fu_1093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_27_fu_1109_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_27_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_27_fu_1115_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_27_fu_1123_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_27_fu_1131_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_27_fu_1135_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_29_fu_1147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_27_fu_1141_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_27_fu_1155_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_26_fu_1168_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal trunc_ln851_46_fu_1182_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_4_9_fu_1186_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln851_26_fu_1200_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln851_9_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_28_fu_1210_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln850_28_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_28_fu_1216_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln850_28_fu_1224_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln302_28_fu_1232_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln302_28_fu_1236_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_fu_1248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln895_28_fu_1242_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln477_28_fu_1256_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal res_0_V_write_assign_fu_1269_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_1_V_write_assign_fu_1281_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_2_V_write_assign_fu_1293_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_3_V_write_assign_fu_1305_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_4_V_write_assign_fu_1317_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_5_V_write_assign_fu_1329_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_6_V_write_assign_fu_1341_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_7_V_write_assign_fu_1353_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_8_V_write_assign_fu_1365_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal res_9_V_write_assign_fu_1377_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln728_fu_1277_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_20_fu_1289_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_21_fu_1301_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_22_fu_1313_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_23_fu_1325_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_24_fu_1337_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_25_fu_1349_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_26_fu_1361_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_27_fu_1373_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln728_28_fu_1385_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;



begin
    tanh_table5_U : component tanh_ap_fixed_ap_fixed_24_11_5_3_0_tanh_config14_s_tanh_tdEe
    generic map (
        DataWidth => 11,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tanh_table5_address0,
        ce0 => tanh_table5_ce0,
        q0 => tanh_table5_q0,
        address1 => tanh_table5_address1,
        ce1 => tanh_table5_ce1,
        q1 => tanh_table5_q1,
        address2 => tanh_table5_address2,
        ce2 => tanh_table5_ce2,
        q2 => tanh_table5_q2,
        address3 => tanh_table5_address3,
        ce3 => tanh_table5_ce3,
        q3 => tanh_table5_q3,
        address4 => tanh_table5_address4,
        ce4 => tanh_table5_ce4,
        q4 => tanh_table5_q4,
        address5 => tanh_table5_address5,
        ce5 => tanh_table5_ce5,
        q5 => tanh_table5_q5,
        address6 => tanh_table5_address6,
        ce6 => tanh_table5_ce6,
        q6 => tanh_table5_q6,
        address7 => tanh_table5_address7,
        ce7 => tanh_table5_ce7,
        q7 => tanh_table5_q7,
        address8 => tanh_table5_address8,
        ce8 => tanh_table5_ce8,
        q8 => tanh_table5_q8,
        address9 => tanh_table5_address9,
        ce9 => tanh_table5_ce9,
        q9 => tanh_table5_q9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln302_20_fu_428_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_20_fu_416_p3));
    add_ln302_21_fu_529_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_21_fu_517_p3));
    add_ln302_22_fu_630_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_22_fu_618_p3));
    add_ln302_23_fu_731_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_23_fu_719_p3));
    add_ln302_24_fu_832_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_24_fu_820_p3));
    add_ln302_25_fu_933_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_25_fu_921_p3));
    add_ln302_26_fu_1034_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_26_fu_1022_p3));
    add_ln302_27_fu_1135_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_27_fu_1123_p3));
    add_ln302_28_fu_1236_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_28_fu_1224_p3));
    add_ln302_fu_327_p2 <= std_logic_vector(unsigned(ap_const_lv11_200) + unsigned(select_ln850_fu_315_p3));
    add_ln851_20_fu_402_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_s_fu_392_p4));
    add_ln851_21_fu_503_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_19_fu_493_p4));
    add_ln851_22_fu_604_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_20_fu_594_p4));
    add_ln851_23_fu_705_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_21_fu_695_p4));
    add_ln851_24_fu_806_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_22_fu_796_p4));
    add_ln851_25_fu_907_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_23_fu_897_p4));
    add_ln851_26_fu_1008_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_24_fu_998_p4));
    add_ln851_27_fu_1109_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_25_fu_1099_p4));
    add_ln851_28_fu_1210_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln851_26_fu_1200_p4));
    add_ln851_fu_301_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) + unsigned(trunc_ln_fu_291_p4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = ap_ce) or ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sext_ln728_fu_1277_p1;
    ap_return_1 <= sext_ln728_20_fu_1289_p1;
    ap_return_2 <= sext_ln728_21_fu_1301_p1;
    ap_return_3 <= sext_ln728_22_fu_1313_p1;
    ap_return_4 <= sext_ln728_23_fu_1325_p1;
    ap_return_5 <= sext_ln728_24_fu_1337_p1;
    ap_return_6 <= sext_ln728_25_fu_1349_p1;
    ap_return_7 <= sext_ln728_26_fu_1361_p1;
    ap_return_8 <= sext_ln728_27_fu_1373_p1;
    ap_return_9 <= sext_ln728_28_fu_1385_p1;
    icmp_ln850_20_fu_368_p2 <= "1" when (signed(shl_ln1118_s_fu_360_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_21_fu_469_p2 <= "1" when (signed(shl_ln1118_19_fu_461_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_22_fu_570_p2 <= "1" when (signed(shl_ln1118_20_fu_562_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_23_fu_671_p2 <= "1" when (signed(shl_ln1118_21_fu_663_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_24_fu_772_p2 <= "1" when (signed(shl_ln1118_22_fu_764_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_25_fu_873_p2 <= "1" when (signed(shl_ln1118_23_fu_865_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_26_fu_974_p2 <= "1" when (signed(shl_ln1118_24_fu_966_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_27_fu_1075_p2 <= "1" when (signed(shl_ln1118_25_fu_1067_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_28_fu_1176_p2 <= "1" when (signed(shl_ln1118_26_fu_1168_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln850_fu_267_p2 <= "1" when (signed(shl_ln_fu_259_p3) < signed(ap_const_lv34_3FFFFFFF9)) else "0";
    icmp_ln851_1_fu_386_p2 <= "1" when (p_Result_4_1_fu_378_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_2_fu_487_p2 <= "1" when (p_Result_4_2_fu_479_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_3_fu_588_p2 <= "1" when (p_Result_4_3_fu_580_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_4_fu_689_p2 <= "1" when (p_Result_4_4_fu_681_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_5_fu_790_p2 <= "1" when (p_Result_4_5_fu_782_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_6_fu_891_p2 <= "1" when (p_Result_4_6_fu_883_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_7_fu_992_p2 <= "1" when (p_Result_4_7_fu_984_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_8_fu_1093_p2 <= "1" when (p_Result_4_8_fu_1085_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_9_fu_1194_p2 <= "1" when (p_Result_4_9_fu_1186_p3 = ap_const_lv13_0) else "0";
    icmp_ln851_fu_285_p2 <= "1" when (p_Result_4_fu_277_p3 = ap_const_lv13_0) else "0";
    p_Result_4_1_fu_378_p3 <= (trunc_ln851_38_fu_374_p1 & ap_const_lv7_0);
    p_Result_4_2_fu_479_p3 <= (trunc_ln851_39_fu_475_p1 & ap_const_lv7_0);
    p_Result_4_3_fu_580_p3 <= (trunc_ln851_40_fu_576_p1 & ap_const_lv7_0);
    p_Result_4_4_fu_681_p3 <= (trunc_ln851_41_fu_677_p1 & ap_const_lv7_0);
    p_Result_4_5_fu_782_p3 <= (trunc_ln851_42_fu_778_p1 & ap_const_lv7_0);
    p_Result_4_6_fu_883_p3 <= (trunc_ln851_43_fu_879_p1 & ap_const_lv7_0);
    p_Result_4_7_fu_984_p3 <= (trunc_ln851_44_fu_980_p1 & ap_const_lv7_0);
    p_Result_4_8_fu_1085_p3 <= (trunc_ln851_45_fu_1081_p1 & ap_const_lv7_0);
    p_Result_4_9_fu_1186_p3 <= (trunc_ln851_46_fu_1182_p1 & ap_const_lv7_0);
    p_Result_4_fu_277_p3 <= (trunc_ln851_fu_273_p1 & ap_const_lv7_0);
    res_0_V_write_assign_fu_1269_p3 <= (tanh_table5_q0 & ap_const_lv3_0);
    res_1_V_write_assign_fu_1281_p3 <= (tanh_table5_q1 & ap_const_lv3_0);
    res_2_V_write_assign_fu_1293_p3 <= (tanh_table5_q2 & ap_const_lv3_0);
    res_3_V_write_assign_fu_1305_p3 <= (tanh_table5_q3 & ap_const_lv3_0);
    res_4_V_write_assign_fu_1317_p3 <= (tanh_table5_q4 & ap_const_lv3_0);
    res_5_V_write_assign_fu_1329_p3 <= (tanh_table5_q5 & ap_const_lv3_0);
    res_6_V_write_assign_fu_1341_p3 <= (tanh_table5_q6 & ap_const_lv3_0);
    res_7_V_write_assign_fu_1353_p3 <= (tanh_table5_q7 & ap_const_lv3_0);
    res_8_V_write_assign_fu_1365_p3 <= (tanh_table5_q8 & ap_const_lv3_0);
    res_9_V_write_assign_fu_1377_p3 <= (tanh_table5_q9 & ap_const_lv3_0);
    select_ln477_20_fu_448_p3 <= 
        ap_const_lv10_3FF when (tmp_22_fu_440_p3(0) = '1') else 
        xor_ln895_20_fu_434_p2;
    select_ln477_21_fu_549_p3 <= 
        ap_const_lv10_3FF when (tmp_23_fu_541_p3(0) = '1') else 
        xor_ln895_21_fu_535_p2;
    select_ln477_22_fu_650_p3 <= 
        ap_const_lv10_3FF when (tmp_24_fu_642_p3(0) = '1') else 
        xor_ln895_22_fu_636_p2;
    select_ln477_23_fu_751_p3 <= 
        ap_const_lv10_3FF when (tmp_25_fu_743_p3(0) = '1') else 
        xor_ln895_23_fu_737_p2;
    select_ln477_24_fu_852_p3 <= 
        ap_const_lv10_3FF when (tmp_26_fu_844_p3(0) = '1') else 
        xor_ln895_24_fu_838_p2;
    select_ln477_25_fu_953_p3 <= 
        ap_const_lv10_3FF when (tmp_27_fu_945_p3(0) = '1') else 
        xor_ln895_25_fu_939_p2;
    select_ln477_26_fu_1054_p3 <= 
        ap_const_lv10_3FF when (tmp_28_fu_1046_p3(0) = '1') else 
        xor_ln895_26_fu_1040_p2;
    select_ln477_27_fu_1155_p3 <= 
        ap_const_lv10_3FF when (tmp_29_fu_1147_p3(0) = '1') else 
        xor_ln895_27_fu_1141_p2;
    select_ln477_28_fu_1256_p3 <= 
        ap_const_lv10_3FF when (tmp_30_fu_1248_p3(0) = '1') else 
        xor_ln895_28_fu_1242_p2;
    select_ln477_fu_347_p3 <= 
        ap_const_lv10_3FF when (tmp_21_fu_339_p3(0) = '1') else 
        xor_ln895_fu_333_p2;
    select_ln850_20_fu_416_p3 <= 
        select_ln851_20_fu_408_p3 when (icmp_ln850_20_fu_368_p2(0) = '1') else 
        trunc_ln851_s_fu_392_p4;
    select_ln850_21_fu_517_p3 <= 
        select_ln851_21_fu_509_p3 when (icmp_ln850_21_fu_469_p2(0) = '1') else 
        trunc_ln851_19_fu_493_p4;
    select_ln850_22_fu_618_p3 <= 
        select_ln851_22_fu_610_p3 when (icmp_ln850_22_fu_570_p2(0) = '1') else 
        trunc_ln851_20_fu_594_p4;
    select_ln850_23_fu_719_p3 <= 
        select_ln851_23_fu_711_p3 when (icmp_ln850_23_fu_671_p2(0) = '1') else 
        trunc_ln851_21_fu_695_p4;
    select_ln850_24_fu_820_p3 <= 
        select_ln851_24_fu_812_p3 when (icmp_ln850_24_fu_772_p2(0) = '1') else 
        trunc_ln851_22_fu_796_p4;
    select_ln850_25_fu_921_p3 <= 
        select_ln851_25_fu_913_p3 when (icmp_ln850_25_fu_873_p2(0) = '1') else 
        trunc_ln851_23_fu_897_p4;
    select_ln850_26_fu_1022_p3 <= 
        select_ln851_26_fu_1014_p3 when (icmp_ln850_26_fu_974_p2(0) = '1') else 
        trunc_ln851_24_fu_998_p4;
    select_ln850_27_fu_1123_p3 <= 
        select_ln851_27_fu_1115_p3 when (icmp_ln850_27_fu_1075_p2(0) = '1') else 
        trunc_ln851_25_fu_1099_p4;
    select_ln850_28_fu_1224_p3 <= 
        select_ln851_28_fu_1216_p3 when (icmp_ln850_28_fu_1176_p2(0) = '1') else 
        trunc_ln851_26_fu_1200_p4;
    select_ln850_fu_315_p3 <= 
        select_ln851_fu_307_p3 when (icmp_ln850_fu_267_p2(0) = '1') else 
        trunc_ln_fu_291_p4;
    select_ln851_20_fu_408_p3 <= 
        trunc_ln851_s_fu_392_p4 when (icmp_ln851_1_fu_386_p2(0) = '1') else 
        add_ln851_20_fu_402_p2;
    select_ln851_21_fu_509_p3 <= 
        trunc_ln851_19_fu_493_p4 when (icmp_ln851_2_fu_487_p2(0) = '1') else 
        add_ln851_21_fu_503_p2;
    select_ln851_22_fu_610_p3 <= 
        trunc_ln851_20_fu_594_p4 when (icmp_ln851_3_fu_588_p2(0) = '1') else 
        add_ln851_22_fu_604_p2;
    select_ln851_23_fu_711_p3 <= 
        trunc_ln851_21_fu_695_p4 when (icmp_ln851_4_fu_689_p2(0) = '1') else 
        add_ln851_23_fu_705_p2;
    select_ln851_24_fu_812_p3 <= 
        trunc_ln851_22_fu_796_p4 when (icmp_ln851_5_fu_790_p2(0) = '1') else 
        add_ln851_24_fu_806_p2;
    select_ln851_25_fu_913_p3 <= 
        trunc_ln851_23_fu_897_p4 when (icmp_ln851_6_fu_891_p2(0) = '1') else 
        add_ln851_25_fu_907_p2;
    select_ln851_26_fu_1014_p3 <= 
        trunc_ln851_24_fu_998_p4 when (icmp_ln851_7_fu_992_p2(0) = '1') else 
        add_ln851_26_fu_1008_p2;
    select_ln851_27_fu_1115_p3 <= 
        trunc_ln851_25_fu_1099_p4 when (icmp_ln851_8_fu_1093_p2(0) = '1') else 
        add_ln851_27_fu_1109_p2;
    select_ln851_28_fu_1216_p3 <= 
        trunc_ln851_26_fu_1200_p4 when (icmp_ln851_9_fu_1194_p2(0) = '1') else 
        add_ln851_28_fu_1210_p2;
    select_ln851_fu_307_p3 <= 
        trunc_ln_fu_291_p4 when (icmp_ln851_fu_285_p2(0) = '1') else 
        add_ln851_fu_301_p2;
        sext_ln728_20_fu_1289_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_1_V_write_assign_fu_1281_p3),24));

        sext_ln728_21_fu_1301_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_2_V_write_assign_fu_1293_p3),24));

        sext_ln728_22_fu_1313_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_3_V_write_assign_fu_1305_p3),24));

        sext_ln728_23_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_4_V_write_assign_fu_1317_p3),24));

        sext_ln728_24_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_5_V_write_assign_fu_1329_p3),24));

        sext_ln728_25_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_6_V_write_assign_fu_1341_p3),24));

        sext_ln728_26_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_7_V_write_assign_fu_1353_p3),24));

        sext_ln728_27_fu_1373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_8_V_write_assign_fu_1365_p3),24));

        sext_ln728_28_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_9_V_write_assign_fu_1377_p3),24));

        sext_ln728_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(res_0_V_write_assign_fu_1269_p3),24));

    shl_ln1118_19_fu_461_p3 <= (data_2_V_read & ap_const_lv10_0);
    shl_ln1118_20_fu_562_p3 <= (data_3_V_read & ap_const_lv10_0);
    shl_ln1118_21_fu_663_p3 <= (data_4_V_read & ap_const_lv10_0);
    shl_ln1118_22_fu_764_p3 <= (data_5_V_read & ap_const_lv10_0);
    shl_ln1118_23_fu_865_p3 <= (data_6_V_read & ap_const_lv10_0);
    shl_ln1118_24_fu_966_p3 <= (data_7_V_read & ap_const_lv10_0);
    shl_ln1118_25_fu_1067_p3 <= (data_8_V_read & ap_const_lv10_0);
    shl_ln1118_26_fu_1168_p3 <= (data_9_V_read & ap_const_lv10_0);
    shl_ln1118_s_fu_360_p3 <= (data_1_V_read & ap_const_lv10_0);
    shl_ln_fu_259_p3 <= (data_0_V_read & ap_const_lv10_0);
    tanh_table5_address0 <= zext_ln544_fu_355_p1(10 - 1 downto 0);
    tanh_table5_address1 <= zext_ln544_1_fu_456_p1(10 - 1 downto 0);
    tanh_table5_address2 <= zext_ln544_2_fu_557_p1(10 - 1 downto 0);
    tanh_table5_address3 <= zext_ln544_3_fu_658_p1(10 - 1 downto 0);
    tanh_table5_address4 <= zext_ln544_4_fu_759_p1(10 - 1 downto 0);
    tanh_table5_address5 <= zext_ln544_5_fu_860_p1(10 - 1 downto 0);
    tanh_table5_address6 <= zext_ln544_6_fu_961_p1(10 - 1 downto 0);
    tanh_table5_address7 <= zext_ln544_7_fu_1062_p1(10 - 1 downto 0);
    tanh_table5_address8 <= zext_ln544_8_fu_1163_p1(10 - 1 downto 0);
    tanh_table5_address9 <= zext_ln544_9_fu_1264_p1(10 - 1 downto 0);

    tanh_table5_ce0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce0 <= ap_const_logic_1;
        else 
            tanh_table5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce1_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce1 <= ap_const_logic_1;
        else 
            tanh_table5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce2_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce2 <= ap_const_logic_1;
        else 
            tanh_table5_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce3_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce3 <= ap_const_logic_1;
        else 
            tanh_table5_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce4_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce4 <= ap_const_logic_1;
        else 
            tanh_table5_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce5_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce5 <= ap_const_logic_1;
        else 
            tanh_table5_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce6_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce6 <= ap_const_logic_1;
        else 
            tanh_table5_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce7_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce7 <= ap_const_logic_1;
        else 
            tanh_table5_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce8_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce8 <= ap_const_logic_1;
        else 
            tanh_table5_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    tanh_table5_ce9_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_ce)
    begin
        if (((ap_const_logic_1 = ap_ce) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            tanh_table5_ce9 <= ap_const_logic_1;
        else 
            tanh_table5_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_21_fu_339_p3 <= add_ln302_fu_327_p2(10 downto 10);
    tmp_22_fu_440_p3 <= add_ln302_20_fu_428_p2(10 downto 10);
    tmp_23_fu_541_p3 <= add_ln302_21_fu_529_p2(10 downto 10);
    tmp_24_fu_642_p3 <= add_ln302_22_fu_630_p2(10 downto 10);
    tmp_25_fu_743_p3 <= add_ln302_23_fu_731_p2(10 downto 10);
    tmp_26_fu_844_p3 <= add_ln302_24_fu_832_p2(10 downto 10);
    tmp_27_fu_945_p3 <= add_ln302_25_fu_933_p2(10 downto 10);
    tmp_28_fu_1046_p3 <= add_ln302_26_fu_1034_p2(10 downto 10);
    tmp_29_fu_1147_p3 <= add_ln302_27_fu_1135_p2(10 downto 10);
    tmp_30_fu_1248_p3 <= add_ln302_28_fu_1236_p2(10 downto 10);
    trunc_ln302_20_fu_424_p1 <= select_ln850_20_fu_416_p3(10 - 1 downto 0);
    trunc_ln302_21_fu_525_p1 <= select_ln850_21_fu_517_p3(10 - 1 downto 0);
    trunc_ln302_22_fu_626_p1 <= select_ln850_22_fu_618_p3(10 - 1 downto 0);
    trunc_ln302_23_fu_727_p1 <= select_ln850_23_fu_719_p3(10 - 1 downto 0);
    trunc_ln302_24_fu_828_p1 <= select_ln850_24_fu_820_p3(10 - 1 downto 0);
    trunc_ln302_25_fu_929_p1 <= select_ln850_25_fu_921_p3(10 - 1 downto 0);
    trunc_ln302_26_fu_1030_p1 <= select_ln850_26_fu_1022_p3(10 - 1 downto 0);
    trunc_ln302_27_fu_1131_p1 <= select_ln850_27_fu_1123_p3(10 - 1 downto 0);
    trunc_ln302_28_fu_1232_p1 <= select_ln850_28_fu_1224_p3(10 - 1 downto 0);
    trunc_ln302_fu_323_p1 <= select_ln850_fu_315_p3(10 - 1 downto 0);
    trunc_ln851_19_fu_493_p4 <= data_2_V_read(16 downto 6);
    trunc_ln851_20_fu_594_p4 <= data_3_V_read(16 downto 6);
    trunc_ln851_21_fu_695_p4 <= data_4_V_read(16 downto 6);
    trunc_ln851_22_fu_796_p4 <= data_5_V_read(16 downto 6);
    trunc_ln851_23_fu_897_p4 <= data_6_V_read(16 downto 6);
    trunc_ln851_24_fu_998_p4 <= data_7_V_read(16 downto 6);
    trunc_ln851_25_fu_1099_p4 <= data_8_V_read(16 downto 6);
    trunc_ln851_26_fu_1200_p4 <= data_9_V_read(16 downto 6);
    trunc_ln851_38_fu_374_p1 <= data_1_V_read(6 - 1 downto 0);
    trunc_ln851_39_fu_475_p1 <= data_2_V_read(6 - 1 downto 0);
    trunc_ln851_40_fu_576_p1 <= data_3_V_read(6 - 1 downto 0);
    trunc_ln851_41_fu_677_p1 <= data_4_V_read(6 - 1 downto 0);
    trunc_ln851_42_fu_778_p1 <= data_5_V_read(6 - 1 downto 0);
    trunc_ln851_43_fu_879_p1 <= data_6_V_read(6 - 1 downto 0);
    trunc_ln851_44_fu_980_p1 <= data_7_V_read(6 - 1 downto 0);
    trunc_ln851_45_fu_1081_p1 <= data_8_V_read(6 - 1 downto 0);
    trunc_ln851_46_fu_1182_p1 <= data_9_V_read(6 - 1 downto 0);
    trunc_ln851_fu_273_p1 <= data_0_V_read(6 - 1 downto 0);
    trunc_ln851_s_fu_392_p4 <= data_1_V_read(16 downto 6);
    trunc_ln_fu_291_p4 <= data_0_V_read(16 downto 6);
    xor_ln895_20_fu_434_p2 <= (trunc_ln302_20_fu_424_p1 xor ap_const_lv10_200);
    xor_ln895_21_fu_535_p2 <= (trunc_ln302_21_fu_525_p1 xor ap_const_lv10_200);
    xor_ln895_22_fu_636_p2 <= (trunc_ln302_22_fu_626_p1 xor ap_const_lv10_200);
    xor_ln895_23_fu_737_p2 <= (trunc_ln302_23_fu_727_p1 xor ap_const_lv10_200);
    xor_ln895_24_fu_838_p2 <= (trunc_ln302_24_fu_828_p1 xor ap_const_lv10_200);
    xor_ln895_25_fu_939_p2 <= (trunc_ln302_25_fu_929_p1 xor ap_const_lv10_200);
    xor_ln895_26_fu_1040_p2 <= (trunc_ln302_26_fu_1030_p1 xor ap_const_lv10_200);
    xor_ln895_27_fu_1141_p2 <= (trunc_ln302_27_fu_1131_p1 xor ap_const_lv10_200);
    xor_ln895_28_fu_1242_p2 <= (trunc_ln302_28_fu_1232_p1 xor ap_const_lv10_200);
    xor_ln895_fu_333_p2 <= (trunc_ln302_fu_323_p1 xor ap_const_lv10_200);
    zext_ln544_1_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_20_fu_448_p3),64));
    zext_ln544_2_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_21_fu_549_p3),64));
    zext_ln544_3_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_22_fu_650_p3),64));
    zext_ln544_4_fu_759_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_23_fu_751_p3),64));
    zext_ln544_5_fu_860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_24_fu_852_p3),64));
    zext_ln544_6_fu_961_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_25_fu_953_p3),64));
    zext_ln544_7_fu_1062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_26_fu_1054_p3),64));
    zext_ln544_8_fu_1163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_27_fu_1155_p3),64));
    zext_ln544_9_fu_1264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_28_fu_1256_p3),64));
    zext_ln544_fu_355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln477_fu_347_p3),64));
end behav;
