/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sdio_1_host.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 2/28/12 6:08p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Feb 28 11:03:19 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7435/rdb/b0/bchp_sdio_1_host.h $
 * 
 * Hydra_Software_Devel/1   2/28/12 6:08p tdo
 * SW7435-40: Need 7435B0 public/central RDB (magnum) headers checked into
 * clearcase
 *
 ***************************************************************************/

#ifndef BCHP_SDIO_1_HOST_H__
#define BCHP_SDIO_1_HOST_H__

/***************************************************************************
 *SDIO_1_HOST - SDIO (EMMC) Host Registers
 ***************************************************************************/
#define BCHP_SDIO_1_HOST_SDMA                    0x0041a200 /* System DMA Address Register */
#define BCHP_SDIO_1_HOST_BLOCK                   0x0041a204 /* Block Reset and Count Register */
#define BCHP_SDIO_1_HOST_ARGUMENT                0x0041a208 /* Argument Register */
#define BCHP_SDIO_1_HOST_CMD_MODE                0x0041a20c /* Command and Mode Register */
#define BCHP_SDIO_1_HOST_RESP_01                 0x0041a210 /* Response Word 0 and 1 */
#define BCHP_SDIO_1_HOST_RESP_23                 0x0041a214 /* Response Word 2 and 3 */
#define BCHP_SDIO_1_HOST_RESP_45                 0x0041a218 /* Response Word 4 and 5 */
#define BCHP_SDIO_1_HOST_RESP_67                 0x0041a21c /* Response Word 6 and 7 */
#define BCHP_SDIO_1_HOST_BUFFDATA                0x0041a220 /* Buffer Data Port for PIO Tranfers */
#define BCHP_SDIO_1_HOST_STATE                   0x0041a224 /* Present State of Controller */
#define BCHP_SDIO_1_HOST_CTRL_SET0               0x0041a228 /* SD Standard Control Registers for Host, Power, BlockGap, WakeUp */
#define BCHP_SDIO_1_HOST_CTRL_SET1               0x0041a22c /* SD Standard Control Registers for Clock, Timeout, Resets */
#define BCHP_SDIO_1_HOST_INT_STATUS              0x0041a230 /* Interrupt Status for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_INT_STATUS_ENA          0x0041a234 /* Interrupt Enables for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_INT_SIGNAL_ENA          0x0041a238 /* Interrupt Signal Enables for Normal and Error conditions */
#define BCHP_SDIO_1_HOST_AUTOCMD12_STAT          0x0041a23c /* Auto Cmd12 Error Status */
#define BCHP_SDIO_1_HOST_CAPABLE                 0x0041a240 /* Host Controller Capabilities to Software */
#define BCHP_SDIO_1_HOST_CAPABLE_1               0x0041a244 /* Future Host Controller Capabilities to Software */
#define BCHP_SDIO_1_HOST_POWER_CAPABLE           0x0041a248 /* Host Controller Power Capabilities to Software */
#define BCHP_SDIO_1_HOST_POWER_CAPABLE_RSVD      0x0041a24c /* Future Host Controller Power Capabilities to Software */
#define BCHP_SDIO_1_HOST_FORCE_EVENTS            0x0041a250 /* Force Events on Error Status Bits */
#define BCHP_SDIO_1_HOST_ADMA_ERR_STAT           0x0041a254 /* ADMA Error Status Bits */
#define BCHP_SDIO_1_HOST_ADMA_SYSADDR_LO         0x0041a258 /* ADMA System Address Low Bits */
#define BCHP_SDIO_1_HOST_ADMA_SYSADDR_HI         0x0041a25c /* ADMA System Address High Bits */
#define BCHP_SDIO_1_HOST_PRESET_INIT_DEFAULT     0x0041a260 /* Preset Values for init and default speed */
#define BCHP_SDIO_1_HOST_PRESET_HIGH_SPEED       0x0041a264 /* Preset Values for high speed and SDR12 */
#define BCHP_SDIO_1_HOST_PRESET_SDR25_50         0x0041a268 /* Preset Values for SDR25 and SDR50 */
#define BCHP_SDIO_1_HOST_PRESET_SDR104_DDR50     0x0041a26c /* Preset Values for SDR104 and DDR50 */
#define BCHP_SDIO_1_HOST_BOOT_TIMEOUT            0x0041a270 /* DAT line inactivity timeout on boot */
#define BCHP_SDIO_1_HOST_DEBUG_SELECT            0x0041a274 /* Debug probe output selection */
#define BCHP_SDIO_1_HOST_SHARED_BUS_CTRL         0x0041a2e0 /* shared bus control */
#define BCHP_SDIO_1_HOST_SPI_INTERRUPT           0x0041a2f0 /* SPI Interrupt support */
#define BCHP_SDIO_1_HOST_VERSION_STATUS          0x0041a2fc /* Controller Version and Slot Status */

#endif /* #ifndef BCHP_SDIO_1_HOST_H__ */

/* End of File */
