// Seed: 3094403656
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  integer id_3;
  logic   id_4 = id_1 >> id_1;
  for (genvar id_5 = id_5 - id_4; -1; id_4 = id_4) begin : LABEL_0
    assign id_5 = 1;
    logic id_6, id_7 = id_4;
    initial id_5 = -1;
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  module_0 modCall_1 (
      id_1,
      id_2
  );
  input wire id_1;
  struct packed {id_3 id_4;} id_5;
  assign id_5.id_4 = (id_5);
  wire id_6, id_7;
endmodule
