I 000047 55 1596          1667273565943 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667273565942 2022.11.01 00:32:45)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667274003593 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667274003591 2022.11.01 00:40:03)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000048 55 1603          1667274003622 aluSuma
(_unit VHDL (alusuma 0 30 (alusuma 0 42 ))
  (_version v32)
  (_time 1667274003621 2022.11.01 00:40:03)
  (_source (\./src/aluSuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274003612)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~124 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667274442704 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667274442703 2022.11.01 00:47:22)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000048 55 1603          1667274442724 aluSuma
(_unit VHDL (alusuma 0 30 (alusuma 0 42 ))
  (_version v32)
  (_time 1667274442723 2022.11.01 00:47:22)
  (_source (\./src/aluSuma.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274003612)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~124 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667274442736 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667274442733 2022.11.01 00:47:22)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667274598868 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667274598867 2022.11.01 00:49:58)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667274598908 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667274598907 2022.11.01 00:49:58)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1252          1667274598948 Mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667274598947 2022.11.01 00:49:58)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274598938)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal out1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 35 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667274636655 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667274636652 2022.11.01 00:50:36)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1624          1667274636673 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667274636672 2022.11.01 00:50:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274636664)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~124 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667274636693 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667274636692 2022.11.01 00:50:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1252          1667274636723 Mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667274636722 2022.11.01 00:50:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274598938)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal out1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 35 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667275108383 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667275108380 2022.11.01 00:58:28)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1624          1667275108401 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667275108400 2022.11.01 00:58:28)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274636664)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~12 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~124 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667275108421 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667275108420 2022.11.01 00:58:28)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1252          1667275108441 Mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667275108440 2022.11.01 00:58:28)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274598938)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_port (_internal out1 ~extieee.std_logic_1164.std_logic 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 35 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667275108461 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667275108460 2022.11.01 00:58:28)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1129          1667275108481 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667275108480 2022.11.01 00:58:28)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108471)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1382          1667279076577 Mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667279076576 2022.11.01 02:04:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667279076546)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_in ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 275           1667279960208 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 35 ))
  (_version v32)
  (_time 1667279960207 2022.11.01 02:19:20)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667279960198)
    (_use )
  )
)
I 000055 55 1626          1667281047360 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667281047359 2022.11.01 02:37:27)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667281592285 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667281592284 2022.11.01 02:46:32)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667281859195 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667281859194 2022.11.01 02:50:59)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667281859216 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667281859215 2022.11.01 02:50:59)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667281859238 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667281859237 2022.11.01 02:50:59)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 275           1667281859270 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 35 ))
  (_version v32)
  (_time 1667281859269 2022.11.01 02:50:59)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667279960198)
    (_use )
  )
)
I 000051 55 1177          1667281859291 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667281859290 2022.11.01 02:50:59)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667281859312 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667281859311 2022.11.01 02:50:59)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667281884207 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667281884204 2022.11.01 02:51:24)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667281884223 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667281884221 2022.11.01 02:51:24)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667281884233 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667281884230 2022.11.01 02:51:24)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 275           1667281884248 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 35 ))
  (_version v32)
  (_time 1667281884247 2022.11.01 02:51:24)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667279960198)
    (_use )
  )
)
I 000051 55 1177          1667281884257 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667281884256 2022.11.01 02:51:24)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667281884267 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667281884264 2022.11.01 02:51:24)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1384          1667282078409 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282078407 2022.11.01 02:54:38)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282078407)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282082226 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282082223 2022.11.01 02:54:42)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282082244 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282082243 2022.11.01 02:54:42)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667282082255 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282082253 2022.11.01 02:54:42)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1384          1667282082266 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282082263 2022.11.01 02:54:42)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282078407)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282082287 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282082283 2022.11.01 02:54:42)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282082304 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282082303 2022.11.01 02:54:42)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282119084 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282119082 2022.11.01 02:55:19)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282121453 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282121452 2022.11.01 02:55:21)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282121465 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282121462 2022.11.01 02:55:21)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1387          1667282121482 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282121481 2022.11.01 02:55:21)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667274442734)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282121502 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282121501 2022.11.01 02:55:21)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282121513 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282121511 2022.11.01 02:55:21)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282121532 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282121531 2022.11.01 02:55:21)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282131200 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282131198 2022.11.01 02:55:31)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282131211 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282131207 2022.11.01 02:55:31)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667282131226 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282131225 2022.11.01 02:55:31)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282131253 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282131252 2022.11.01 02:55:31)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282131271 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282131270 2022.11.01 02:55:31)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282131289 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282131288 2022.11.01 02:55:31)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282157233 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282157232 2022.11.01 02:55:57)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282157243 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282157242 2022.11.01 02:55:57)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667282157255 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282157252 2022.11.01 02:55:57)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282157266 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282157262 2022.11.01 02:55:57)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282157283 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282157282 2022.11.01 02:55:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282157295 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282157292 2022.11.01 02:55:57)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282196029 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282196028 2022.11.01 02:56:36)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282196059 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282196058 2022.11.01 02:56:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667282196089 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282196088 2022.11.01 02:56:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282196109 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282196108 2022.11.01 02:56:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282196129 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282196128 2022.11.01 02:56:36)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282196139 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282196138 2022.11.01 02:56:36)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667282281494 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667282281493 2022.11.01 02:58:01)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667282281506 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667282281503 2022.11.01 02:58:01)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667282281516 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667282281513 2022.11.01 02:58:01)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667282281527 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667282281523 2022.11.01 02:58:01)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667282281544 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667282281543 2022.11.01 02:58:01)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667282281555 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667282281553 2022.11.01 02:58:01)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667282281584 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667282281583 2022.11.01 02:58:01)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667321175782 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667321175781 2022.11.01 13:46:15)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667321175823 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667321175822 2022.11.01 13:46:15)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667321175853 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667321175852 2022.11.01 13:46:15)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667321175893 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667321175892 2022.11.01 13:46:15)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667321175933 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667321175932 2022.11.01 13:46:15)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1342          1667321175973 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667321175972 2022.11.01 13:46:15)
  (_source (\./src/ComponenteNormalizacion.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667321176033 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667321176032 2022.11.01 13:46:16)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 1596          1667400134581 difExp
(_unit VHDL (difexp 0 30 (difexp 0 42 ))
  (_version v32)
  (_time 1667400134580 2022.11.02 11:42:14)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667273565933)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667400134601 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667400134600 2022.11.02 11:42:14)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667400134621 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667400134620 2022.11.02 11:42:14)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667400134641 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667400134640 2022.11.02 11:42:14)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667400134661 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667400134660 2022.11.02 11:42:14)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1367          1667400134681 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 1 30 (componentenormalizacion 1 40 ))
  (_version v32)
  (_time 1667400134680 2022.11.02 11:42:14)
  (_source (\./src/ComponenteNormalizacion.vhd\(\./src/corrimiento.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667400134721 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667400134720 2022.11.02 11:42:14)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667400963713 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667400963712 2022.11.02 11:56:03)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667400963733 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667400963732 2022.11.02 11:56:03)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667400963753 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667400963752 2022.11.02 11:56:03)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667400963775 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667400963772 2022.11.02 11:56:03)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1367          1667400963794 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 1 30 (componentenormalizacion 1 40 ))
  (_version v32)
  (_time 1667400963792 2022.11.02 11:56:03)
  (_source (\./src/ComponenteNormalizacion.vhd\(\./src/corrimiento.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667400963833 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667400963832 2022.11.02 11:56:03)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 1626          1667401031210 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667401031209 2022.11.02 11:57:11)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667401031230 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667401031229 2022.11.02 11:57:11)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667401031250 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667401031249 2022.11.02 11:57:11)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667401031270 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667401031269 2022.11.02 11:57:11)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1367          1667401031290 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 1 30 (componentenormalizacion 1 40 ))
  (_version v32)
  (_time 1667401031289 2022.11.02 11:57:11)
  (_source (\./src/ComponenteNormalizacion.vhd\(\./src/corrimiento.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667401031320 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667401031319 2022.11.02 11:57:11)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2348          1667401107810 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667401107809 2022.11.02 11:58:27)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000047 55 2351          1667401351871 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667401351870 2022.11.02 12:02:31)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000047 55 2647          1667401453719 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667401453717 2022.11.02 12:04:13)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000047 55 2647          1667401674318 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667401674318 2022.11.02 12:07:54)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 1626          1667401674389 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667401674388 2022.11.02 12:07:54)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667401674400 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667401674398 2022.11.02 12:07:54)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667401674412 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667401674408 2022.11.02 12:07:54)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000051 55 1177          1667401674429 aluSumaExp
(_unit VHDL (alusumaexp 0 30 (alusumaexp 0 40 ))
  (_version v32)
  (_time 1667401674428 2022.11.02 12:07:54)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667275108452)
    (_use )
  )
  (_object
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000064 55 1367          1667401674449 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 1 30 (componentenormalizacion 1 40 ))
  (_version v32)
  (_time 1667401674448 2022.11.02 12:07:54)
  (_source (\./src/ComponenteNormalizacion.vhd\(\./src/corrimiento.vhd\)))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281592277)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000050 55 11334         1667401674479 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667401674478 2022.11.02 12:07:54)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667413010598 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667413010597 2022.11.02 15:16:50)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 1626          1667413010648 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667413010647 2022.11.02 15:16:50)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667413010658 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667413010657 2022.11.02 15:16:50)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667413010678 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667413010677 2022.11.02 15:16:50)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667413010698 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667413010697 2022.11.02 15:16:50)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667413010738 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667413010737 2022.11.02 15:16:50)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667413010808 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667413010807 2022.11.02 15:16:50)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667413088660 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667413088659 2022.11.02 15:18:08)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 1626          1667413088700 aluSumaMantisa
(_unit VHDL (alusumamantisa 0 30 (alusumamantisa 0 42 ))
  (_version v32)
  (_time 1667413088699 2022.11.02 15:18:08)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281047340)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000050 55 1386          1667413088720 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667413088719 2022.11.02 15:18:08)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667413088732 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667413088729 2022.11.02 15:18:08)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667413088750 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667413088749 2022.11.02 15:18:08)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667413088800 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667413088799 2022.11.02 15:18:08)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667413088860 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667413088859 2022.11.02 15:18:08)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000052 55 3290          1667513710037 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667513710037 2022.11.03 19:15:10)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513709968)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal aout ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal bout ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal dout ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000047 55 2647          1667513973117 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667513973116 2022.11.03 19:19:33)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000052 55 3295          1667513973217 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667513973216 2022.11.03 19:19:33)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667513973317 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667513973316 2022.11.03 19:19:33)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667513973357 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667513973356 2022.11.03 19:19:33)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667513973397 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667513973396 2022.11.03 19:19:33)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667513973477 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667513973476 2022.11.03 19:19:33)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667513973587 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667513973586 2022.11.03 19:19:33)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667514041575 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667514041574 2022.11.03 19:20:41)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000052 55 3295          1667514041665 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667514041664 2022.11.03 19:20:41)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667514041755 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667514041754 2022.11.03 19:20:41)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667514041796 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667514041795 2022.11.03 19:20:41)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667514041836 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667514041835 2022.11.03 19:20:41)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667514041926 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667514041925 2022.11.03 19:20:41)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667514042056 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667514042055 2022.11.03 19:20:42)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667514167376 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667514167375 2022.11.03 19:22:47)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000052 55 3295          1667514167456 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667514167465 2022.11.03 19:22:47)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 )
    (3 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667514167537 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667514167545 2022.11.03 19:22:47)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667514167568 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667514167565 2022.11.03 19:22:47)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667514167596 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667514167595 2022.11.03 19:22:47)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667514167667 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667514167666 2022.11.03 19:22:47)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667514167767 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667514167766 2022.11.03 19:22:47)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667514209266 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667514209265 2022.11.03 19:23:29)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000052 55 3295          1667514209346 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667514209345 2022.11.03 19:23:29)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 )
    (3 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667514209437 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667514209436 2022.11.03 19:23:29)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667514209467 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667514209466 2022.11.03 19:23:29)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667514209497 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667514209496 2022.11.03 19:23:29)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667514209567 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667514209566 2022.11.03 19:23:29)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667514209677 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667514209676 2022.11.03 19:23:29)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667514241202 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667514241201 2022.11.03 19:24:01)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000052 55 3295          1667514241282 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667514241281 2022.11.03 19:24:01)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667514241372 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667514241371 2022.11.03 19:24:01)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667514241393 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667514241392 2022.11.03 19:24:01)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667514241424 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667514241422 2022.11.03 19:24:01)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667514241493 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667514241492 2022.11.03 19:24:01)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667514241613 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667514241612 2022.11.03 19:24:01)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667668481536 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667668481536 2022.11.05 14:14:41)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
V 000052 55 3295          1667668481667 sumaMantisa
(_unit VHDL (sumamantisa 0 31 (sumamantisa 0 41 ))
  (_version v32)
  (_time 1667668481666 2022.11.05 14:14:41)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667513973197)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector~12 0 37 (_array ~extieee.std_logic_1164.std_logic ((_uto (i 0)(i 2147483647))))))
    (_port (_internal MSB ~std_logic_vector~12 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 42 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~138 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(5))(_sensitivity(0)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__51(_architecture 3 0 51 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 )
    (2 )
    (3 )
    (2 )
  )
  (_model . sumaMantisa 4 -1
  )
)
I 000050 55 1386          1667668481747 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667668481746 2022.11.05 14:14:41)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667668481787 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667668481786 2022.11.05 14:14:41)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667668481817 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667668481816 2022.11.05 14:14:41)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667668481928 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667668481927 2022.11.05 14:14:41)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11334         1667668482058 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667668482057 2022.11.05 14:14:42)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667671907711 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667671907708 2022.11.05 15:11:47)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667671907759 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667671907758 2022.11.05 15:11:47)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1386          1667671907799 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667671907798 2022.11.05 15:11:47)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000049 55 1383          1667671907820 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667671907818 2022.11.05 15:11:47)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667671907840 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667671907838 2022.11.05 15:11:47)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667671907889 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667671907888 2022.11.05 15:11:47)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667671907959 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667671907958 2022.11.05 15:11:47)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000055 55 3370          1667689855356 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667689855355 2022.11.05 20:10:55)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
V 000050 55 11475         1667689855426 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667689855425 2022.11.05 20:10:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702104575 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702104574 2022.11.05 23:35:04)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702104615 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702104614 2022.11.05 23:35:04)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000046 55 1730          1667702104695 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702104694 2022.11.05 23:35:04)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702104765 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702104764 2022.11.05 23:35:04)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702104825 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702104824 2022.11.05 23:35:04)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702122881 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702122880 2022.11.05 23:35:22)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702122922 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702122920 2022.11.05 23:35:22)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702122963 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702122960 2022.11.05 23:35:22)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000046 55 1730          1667702123022 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702123020 2022.11.05 23:35:23)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702123081 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702123080 2022.11.05 23:35:23)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702123141 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702123140 2022.11.05 23:35:23)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702134847 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702134847 2022.11.05 23:35:34)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702134880 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702134877 2022.11.05 23:35:34)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702134920 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702134917 2022.11.05 23:35:34)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702134958 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702134957 2022.11.05 23:35:34)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702134998 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702134997 2022.11.05 23:35:34)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702135049 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702135048 2022.11.05 23:35:35)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702135109 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702135108 2022.11.05 23:35:35)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702140637 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702140636 2022.11.05 23:35:40)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702140677 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702140676 2022.11.05 23:35:40)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702140717 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702140716 2022.11.05 23:35:40)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702140749 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702140746 2022.11.05 23:35:40)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702140787 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702140786 2022.11.05 23:35:40)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702140827 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702140826 2022.11.05 23:35:40)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702140877 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702140876 2022.11.05 23:35:40)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702228283 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702228282 2022.11.05 23:37:08)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702228333 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702228332 2022.11.05 23:37:08)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702228365 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702228362 2022.11.05 23:37:08)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702228405 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702228402 2022.11.05 23:37:08)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702228443 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702228442 2022.11.05 23:37:08)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702228483 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702228482 2022.11.05 23:37:08)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702228533 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702228532 2022.11.05 23:37:08)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702340504 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702340503 2022.11.05 23:39:00)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702340536 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702340533 2022.11.05 23:39:00)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702340576 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702340573 2022.11.05 23:39:00)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702340616 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702340613 2022.11.05 23:39:00)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000064 55 2027          1667702340684 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702340683 2022.11.05 23:39:00)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702340744 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702340743 2022.11.05 23:39:00)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702357228 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702357227 2022.11.05 23:39:17)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702357268 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702357267 2022.11.05 23:39:17)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702357300 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702357297 2022.11.05 23:39:17)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702357338 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702357337 2022.11.05 23:39:17)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000064 55 2027          1667702357408 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702357407 2022.11.05 23:39:17)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702357468 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702357467 2022.11.05 23:39:17)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702367375 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702367372 2022.11.05 23:39:27)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702367423 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702367422 2022.11.05 23:39:27)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702367455 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702367452 2022.11.05 23:39:27)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702367493 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702367492 2022.11.05 23:39:27)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000064 55 2027          1667702367553 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702367552 2022.11.05 23:39:27)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702367613 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702367612 2022.11.05 23:39:27)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702375974 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702375974 2022.11.05 23:39:35)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702376015 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702376014 2022.11.05 23:39:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702376054 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702376054 2022.11.05 23:39:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702376087 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702376084 2022.11.05 23:39:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000064 55 2027          1667702376165 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702376164 2022.11.05 23:39:36)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702376225 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702376224 2022.11.05 23:39:36)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000046 55 1730          1667702419978 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702419977 2022.11.05 23:40:19)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000047 55 2647          1667702420619 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702420618 2022.11.05 23:40:20)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702420659 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702420658 2022.11.05 23:40:20)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702420699 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702420698 2022.11.05 23:40:20)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702420739 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702420738 2022.11.05 23:40:20)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702420779 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702420778 2022.11.05 23:40:20)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702420819 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702420818 2022.11.05 23:40:20)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702420869 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702420868 2022.11.05 23:40:20)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702577334 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702577333 2022.11.05 23:42:57)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702577375 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702577374 2022.11.05 23:42:57)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702577415 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702577414 2022.11.05 23:42:57)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702577447 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702577444 2022.11.05 23:42:57)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1620          1667702577485 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702577484 2022.11.05 23:42:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((sald)(A)))(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumae 1 -1
  )
)
I 000064 55 2027          1667702577525 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702577524 2022.11.05 23:42:57)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702577575 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702577574 2022.11.05 23:42:57)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702587109 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702587108 2022.11.05 23:43:07)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702587141 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702587138 2022.11.05 23:43:07)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702587181 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702587178 2022.11.05 23:43:07)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702587219 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702587218 2022.11.05 23:43:07)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1620          1667702587259 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702587258 2022.11.05 23:43:07)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((sald)(A)))(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumae 1 -1
  )
)
I 000064 55 2027          1667702587291 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702587288 2022.11.05 23:43:07)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702587349 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702587348 2022.11.05 23:43:07)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702589324 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702589321 2022.11.05 23:43:09)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702589362 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702589361 2022.11.05 23:43:09)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702589402 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702589401 2022.11.05 23:43:09)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702589442 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702589441 2022.11.05 23:43:09)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1620          1667702589473 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702589471 2022.11.05 23:43:09)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((sald)(A)))(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumae 1 -1
  )
)
I 000064 55 2027          1667702589512 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702589511 2022.11.05 23:43:09)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702589562 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702589561 2022.11.05 23:43:09)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702616633 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702616630 2022.11.05 23:43:36)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702616672 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702616670 2022.11.05 23:43:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702616704 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702616700 2022.11.05 23:43:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702616743 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702616740 2022.11.05 23:43:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1398          1667702616781 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702616780 2022.11.05 23:43:36)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((sald)(A)))(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumae 1 -1
  )
)
I 000064 55 2027          1667702616821 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702616820 2022.11.05 23:43:36)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702616871 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702616870 2022.11.05 23:43:36)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702664840 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702664839 2022.11.05 23:44:24)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702664880 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702664879 2022.11.05 23:44:24)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702664920 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702664919 2022.11.05 23:44:24)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702664952 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702664949 2022.11.05 23:44:24)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1398          1667702664993 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702664990 2022.11.05 23:44:24)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010688)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal in0 ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal sald ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_alias((sald)(A)))(_target(2))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . sumae 1 -1
  )
)
I 000064 55 2027          1667702665040 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702665040 2022.11.05 23:44:25)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702665091 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702665090 2022.11.05 23:44:25)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702904385 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702904384 2022.11.05 23:48:24)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702904425 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702904424 2022.11.05 23:48:24)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702904467 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702904464 2022.11.05 23:48:24)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702904507 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702904504 2022.11.05 23:48:24)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702904555 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702904554 2022.11.05 23:48:24)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702904595 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702904594 2022.11.05 23:48:24)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702904655 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702904654 2022.11.05 23:48:24)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702934999 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702934998 2022.11.05 23:48:54)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702935031 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702935028 2022.11.05 23:48:55)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702935070 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702935068 2022.11.05 23:48:55)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702935101 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702935098 2022.11.05 23:48:55)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702935139 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702935138 2022.11.05 23:48:55)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702935181 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702935178 2022.11.05 23:48:55)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702935229 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702935228 2022.11.05 23:48:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702940987 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702940986 2022.11.05 23:49:00)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702941027 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702941026 2022.11.05 23:49:01)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702941059 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702941056 2022.11.05 23:49:01)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702941098 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702941097 2022.11.05 23:49:01)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702941137 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702941137 2022.11.05 23:49:01)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702941178 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702941177 2022.11.05 23:49:01)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702941228 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702941227 2022.11.05 23:49:01)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667702987296 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667702987293 2022.11.05 23:49:47)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667702987336 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667702987333 2022.11.05 23:49:47)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667702987374 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667702987373 2022.11.05 23:49:47)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667702987415 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667702987413 2022.11.05 23:49:47)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667702987454 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667702987453 2022.11.05 23:49:47)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667702987494 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667702987493 2022.11.05 23:49:47)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667702987544 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667702987543 2022.11.05 23:49:47)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667703002035 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703002034 2022.11.05 23:50:02)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703002075 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703002074 2022.11.05 23:50:02)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703002107 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703002104 2022.11.05 23:50:02)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703002145 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703002144 2022.11.05 23:50:02)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000046 55 1730          1667703002177 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667703002174 2022.11.05 23:50:02)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667703002217 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703002214 2022.11.05 23:50:02)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667703002276 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667703002275 2022.11.05 23:50:02)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal Out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((Out1(4))(Resultado(14)))
      ((Out1(3))(Resultado(13)))
      ((Out1(2))(Resultado(12)))
      ((Out1(1))(Resultado(11)))
      ((Out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(Out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((Out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((Out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((Out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((Out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((Out1(9))(Resultado(9)))
      ((Out1(8))(Resultado(8)))
      ((Out1(7))(Resultado(7)))
      ((Out1(6))(Resultado(6)))
      ((Out1(5))(Resultado(5)))
      ((Out1(4))(Resultado(4)))
      ((Out1(3))(Resultado(3)))
      ((Out1(2))(Resultado(2)))
      ((Out1(1))(Resultado(1)))
      ((Out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667703139733 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703139732 2022.11.05 23:52:19)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703139773 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703139772 2022.11.05 23:52:19)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703139813 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703139812 2022.11.05 23:52:19)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703139853 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703139852 2022.11.05 23:52:19)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
V 000046 55 1730          1667703139892 sumae
(_unit VHDL (sumae 0 33 (sumae 0 43 ))
  (_version v32)
  (_time 1667703139892 2022.11.05 23:52:19)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667702904536)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . sumae 2 -1
  )
)
I 000064 55 2027          1667703139932 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703139932 2022.11.05 23:52:19)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11475         1667703139984 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667703139983 2022.11.05 23:52:19)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
      (_port
        ((Cin)(Cin))
        ((A)(A))
        ((Out1)(out1))
      )
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667703155037 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703155034 2022.11.05 23:52:35)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703155077 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703155074 2022.11.05 23:52:35)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703155117 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703155114 2022.11.05 23:52:35)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703155155 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703155154 2022.11.05 23:52:35)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000064 55 2027          1667703155225 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703155224 2022.11.05 23:52:35)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11388         1667703155286 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667703155285 2022.11.05 23:52:35)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667703160513 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703160512 2022.11.05 23:52:40)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703160553 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703160552 2022.11.05 23:52:40)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703160593 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703160592 2022.11.05 23:52:40)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703160625 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703160622 2022.11.05 23:52:40)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703160663 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703160662 2022.11.05 23:52:40)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703160713 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703160712 2022.11.05 23:52:40)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11388         1667703160773 practica2
(_unit VHDL (practica2 0 25 (practica2 0 33 ))
  (_version v32)
  (_time 1667703160772 2022.11.05 23:52:40)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667281859334)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 40 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 41 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 62 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 63 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 64 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 65 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 66 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 79 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 80 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 81 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 82 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 71 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 72 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 73 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 74 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 46 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 47 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 48 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 49 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 50 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 55 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 56 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 57 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 104 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 115 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 132 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 140 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 156 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 182 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 191 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 198 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 224 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 27 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 29 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 74 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 82 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 88 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 90 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 90 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
I 000047 55 2647          1667703284593 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703284590 2022.11.05 23:54:44)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703284634 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703284631 2022.11.05 23:54:44)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703284673 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703284671 2022.11.05 23:54:44)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703284712 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703284711 2022.11.05 23:54:44)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703284744 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703284741 2022.11.05 23:54:44)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703284792 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703284791 2022.11.05 23:54:44)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703284842 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703284841 2022.11.05 23:54:44)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703295377 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703295376 2022.11.05 23:54:55)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703295417 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703295416 2022.11.05 23:54:55)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703295450 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703295446 2022.11.05 23:54:55)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703295488 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703295486 2022.11.05 23:54:55)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703295526 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703295526 2022.11.05 23:54:55)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703295567 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703295566 2022.11.05 23:54:55)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703295617 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703295616 2022.11.05 23:54:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703318082 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703318079 2022.11.05 23:55:18)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703318122 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703318119 2022.11.05 23:55:18)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703318161 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703318159 2022.11.05 23:55:18)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703318192 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703318189 2022.11.05 23:55:18)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703318230 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703318229 2022.11.05 23:55:18)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703318271 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703318269 2022.11.05 23:55:18)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703318330 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703318329 2022.11.05 23:55:18)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703516240 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703516239 2022.11.05 23:58:36)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703516280 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703516279 2022.11.05 23:58:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703516322 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703516319 2022.11.05 23:58:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703516360 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703516359 2022.11.05 23:58:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703516391 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703516389 2022.11.05 23:58:36)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703516432 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703516429 2022.11.05 23:58:36)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703516490 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703516489 2022.11.05 23:58:36)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703674197 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703674196 2022.11.06 00:01:14)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703674229 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703674226 2022.11.06 00:01:14)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703674267 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703674266 2022.11.06 00:01:14)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703674299 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703674296 2022.11.06 00:01:14)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703674329 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703674326 2022.11.06 00:01:14)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703674377 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703674376 2022.11.06 00:01:14)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703674427 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703674426 2022.11.06 00:01:14)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703705982 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703705981 2022.11.06 00:01:45)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703706023 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703706022 2022.11.06 00:01:46)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703706055 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703706052 2022.11.06 00:01:46)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703706093 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703706092 2022.11.06 00:01:46)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703706125 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703706122 2022.11.06 00:01:46)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703706173 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703706172 2022.11.06 00:01:46)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703706223 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703706222 2022.11.06 00:01:46)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703729475 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703729475 2022.11.06 00:02:09)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703729515 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703729515 2022.11.06 00:02:09)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703729548 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703729545 2022.11.06 00:02:09)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703729579 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703729585 2022.11.06 00:02:09)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703729617 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703729615 2022.11.06 00:02:09)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703729657 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703729656 2022.11.06 00:02:09)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703729707 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703729706 2022.11.06 00:02:09)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667703759359 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667703759358 2022.11.06 00:02:39)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667703759399 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667703759398 2022.11.06 00:02:39)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667703759431 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667703759428 2022.11.06 00:02:39)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667703759469 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667703759468 2022.11.06 00:02:39)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667703759501 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667703759498 2022.11.06 00:02:39)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667703759539 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667703759538 2022.11.06 00:02:39)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667703759590 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703759589 2022.11.06 00:02:39)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
V 000050 55 11669         1667703852183 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667703852182 2022.11.06 00:04:12)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS1817))
      ((salida2)(BUS1813))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(B(9)))
      ((A(8))(B(8)))
      ((A(7))(B(7)))
      ((A(6))(B(6)))
      ((A(5))(B(5)))
      ((A(4))(B(4)))
      ((A(3))(B(3)))
      ((A(2))(B(2)))
      ((A(1))(B(1)))
      ((A(0))(B(0)))
      ((B(9))(A(9)))
      ((B(8))(A(8)))
      ((B(7))(A(7)))
      ((B(6))(A(6)))
      ((B(5))(A(5)))
      ((B(4))(A(4)))
      ((B(3))(A(3)))
      ((B(2))(A(2)))
      ((B(1))(A(1)))
      ((B(0))(A(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS1817))
      ((B)(BUS1813))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS1813 ~std_logic_vector{9~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS1817 ~std_logic_vector{9~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 93 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1342 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1342 0 94 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1340 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1340 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1340 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667704001810 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704001807 2022.11.06 00:06:41)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704001850 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704001847 2022.11.06 00:06:41)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704001890 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704001887 2022.11.06 00:06:41)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704001928 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704001927 2022.11.06 00:06:41)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704001960 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704001957 2022.11.06 00:06:41)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704002008 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704002007 2022.11.06 00:06:42)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11663         1667704002058 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704002057 2022.11.06 00:06:42)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 157 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U6 0 183 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 192 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 199 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 225 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__246(_architecture 0 0 246 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667704147898 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704147897 2022.11.06 00:09:07)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(4)(2)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704147938 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704147937 2022.11.06 00:09:07)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704147971 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704147967 2022.11.06 00:09:07)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704148010 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704148007 2022.11.06 00:09:08)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704148040 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704148037 2022.11.06 00:09:08)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704148088 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704148087 2022.11.06 00:09:08)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 11061         1667704148138 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704148137 2022.11.06 00:09:08)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (Mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 105 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 116 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 133 (_component Mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 141 (_component Mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U6 0 157 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 166 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 173 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 199 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 89 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 90 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1340 0 91 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1340 0 92 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1340 0 93 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1340 0 94 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1342 0 95 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1342 0 95 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1342 0 96 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1342 0 97 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1342 0 98 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1342 0 99 (_architecture (_uni ))))
    (_process
      (line__220(_architecture 0 0 220 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704148178 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704148177 2022.11.06 00:09:08)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000047 55 2647          1667704349418 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704349417 2022.11.06 00:12:29)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704349459 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704349457 2022.11.06 00:12:29)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704349490 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704349487 2022.11.06 00:12:29)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704349528 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704349527 2022.11.06 00:12:29)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704349570 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704349567 2022.11.06 00:12:29)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704349610 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704349607 2022.11.06 00:12:29)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 12472         1667704349658 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704349657 2022.11.06 00:12:29)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 113 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 124 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 141 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 149 (_component mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 165 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 191 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 200 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 207 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 233 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1346 0 99 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1346 0 100 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1346 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1346 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1348 0 103 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1348 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1348 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1348 0 106 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1348 0 107 (_architecture (_uni ))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704349698 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704349697 2022.11.06 00:12:29)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000047 55 2647          1667704368456 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704368453 2022.11.06 00:12:48)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704368496 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704368493 2022.11.06 00:12:48)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704368536 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704368533 2022.11.06 00:12:48)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704368565 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704368562 2022.11.06 00:12:48)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704368603 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704368602 2022.11.06 00:12:48)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704368645 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704368642 2022.11.06 00:12:48)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 12472         1667704368702 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704368701 2022.11.06 00:12:48)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 113 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 124 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 141 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 149 (_component mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 165 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 191 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 200 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 207 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 233 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1346 0 99 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1346 0 100 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1346 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1346 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1348 0 103 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1348 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1348 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1348 0 106 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1348 0 107 (_architecture (_uni ))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704368734 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704368731 2022.11.06 00:12:48)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000047 55 2647          1667704376269 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704376266 2022.11.06 00:12:56)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(4)(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704376307 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704376305 2022.11.06 00:12:56)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704376346 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704376345 2022.11.06 00:12:56)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704376378 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704376375 2022.11.06 00:12:56)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704376412 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704376412 2022.11.06 00:12:56)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704376449 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704376448 2022.11.06 00:12:56)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 12472         1667704376494 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704376493 2022.11.06 00:12:56)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 113 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 124 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 141 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 149 (_component mux5bits )
    (_port
      ((A(4))(B(14)))
      ((A(3))(B(13)))
      ((A(2))(B(12)))
      ((A(1))(B(11)))
      ((A(0))(B(10)))
      ((B(4))(A(14)))
      ((B(3))(A(13)))
      ((B(2))(A(12)))
      ((B(1))(A(11)))
      ((B(0))(A(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 165 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 191 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 200 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 207 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 233 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1346 0 99 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1346 0 100 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1346 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1346 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1348 0 103 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1348 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1348 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1348 0 106 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1348 0 107 (_architecture (_uni ))))
    (_process
      (line__254(_architecture 0 0 254 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704376528 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704376528 2022.11.06 00:12:56)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000047 55 2647          1667704556861 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704556860 2022.11.06 00:15:56)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(4)(3))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704556901 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704556900 2022.11.06 00:15:56)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704556943 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704556940 2022.11.06 00:15:56)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704556981 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704556980 2022.11.06 00:15:56)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704557021 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704557020 2022.11.06 00:15:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704557061 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704557060 2022.11.06 00:15:57)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 12082         1667704557111 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704557110 2022.11.06 00:15:57)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 113 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 124 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 141 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U5 0 149 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 175 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 184 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 191 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 217 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 97 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 98 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1346 0 99 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1346 0 100 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1346 0 101 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1346 0 102 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1348 0 103 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1348 0 103 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1348 0 104 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1348 0 105 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1348 0 106 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1348 0 107 (_architecture (_uni ))))
    (_process
      (line__238(_architecture 0 0 238 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704557151 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704557150 2022.11.06 00:15:57)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667704557183 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667704557180 2022.11.06 00:15:57)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667704744791 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704744790 2022.11.06 00:19:04)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704744831 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704744830 2022.11.06 00:19:04)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704744863 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704744860 2022.11.06 00:19:04)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704744901 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704744900 2022.11.06 00:19:04)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704744933 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704744930 2022.11.06 00:19:04)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704744982 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704744981 2022.11.06 00:19:04)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667704745042 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704745041 2022.11.06 00:19:05)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704745074 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704745071 2022.11.06 00:19:05)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667704745113 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667704745111 2022.11.06 00:19:05)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667704749839 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704749838 2022.11.06 00:19:09)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704749871 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704749868 2022.11.06 00:19:09)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704749909 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704749908 2022.11.06 00:19:09)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704749941 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704749938 2022.11.06 00:19:09)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704749971 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704749968 2022.11.06 00:19:09)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704750019 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704750018 2022.11.06 00:19:10)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667704750069 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704750068 2022.11.06 00:19:10)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704750102 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704750098 2022.11.06 00:19:10)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667704750138 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667704750138 2022.11.06 00:19:10)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667704888929 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704888928 2022.11.06 00:21:28)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704888969 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704888968 2022.11.06 00:21:28)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704889009 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704889008 2022.11.06 00:21:29)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704889041 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704889038 2022.11.06 00:21:29)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704889079 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704889078 2022.11.06 00:21:29)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704889119 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704889118 2022.11.06 00:21:29)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667704889179 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704889178 2022.11.06 00:21:29)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704889211 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704889208 2022.11.06 00:21:29)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667704889241 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667704889238 2022.11.06 00:21:29)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667704984396 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667704984395 2022.11.06 00:23:04)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667704984436 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667704984435 2022.11.06 00:23:04)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667704984468 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667704984465 2022.11.06 00:23:04)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667704984506 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667704984505 2022.11.06 00:23:04)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667704984538 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667704984535 2022.11.06 00:23:04)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667704984578 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667704984575 2022.11.06 00:23:04)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667704984636 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667704984635 2022.11.06 00:23:04)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667704984668 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667704984665 2022.11.06 00:23:04)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667704984706 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667704984705 2022.11.06 00:23:04)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667705084850 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667705084849 2022.11.06 00:24:44)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667705084890 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667705084889 2022.11.06 00:24:44)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667705084930 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667705084929 2022.11.06 00:24:44)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667705084970 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667705084969 2022.11.06 00:24:44)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667705085002 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667705084999 2022.11.06 00:24:44)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667705085050 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667705085050 2022.11.06 00:24:45)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667705085111 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667705085110 2022.11.06 00:24:45)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667705085151 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667705085150 2022.11.06 00:24:45)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667705085191 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667705085190 2022.11.06 00:24:45)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667740863447 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667740863447 2022.11.06 10:21:03)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3290          1667740863558 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667740863557 2022.11.06 10:21:03)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10))(7))(_sensitivity(0)(1))(_read(5)(6)))))
      (line__60(_architecture 1 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 2 -1
  )
)
I 000050 55 1537          1667740863647 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667740863647 2022.11.06 10:21:03)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667740863718 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667740863717 2022.11.06 10:21:03)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667740863797 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667740863797 2022.11.06 10:21:03)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667740863878 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667740863877 2022.11.06 10:21:03)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667740863998 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667740863997 2022.11.06 10:21:03)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667740864079 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667740864078 2022.11.06 10:21:04)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667740864169 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667740864168 2022.11.06 10:21:04)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667740976280 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667740976279 2022.11.06 10:22:56)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667740976360 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667740976359 2022.11.06 10:22:56)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667740976430 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667740976429 2022.11.06 10:22:56)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667740976500 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667740976499 2022.11.06 10:22:56)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667740976570 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667740976569 2022.11.06 10:22:56)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667740976640 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667740976639 2022.11.06 10:22:56)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667740976751 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667740976750 2022.11.06 10:22:56)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667740976821 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667740976820 2022.11.06 10:22:56)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667740976891 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667740976890 2022.11.06 10:22:56)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667740996459 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667740996458 2022.11.06 10:23:16)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3370          1667740996529 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667740996528 2022.11.06 10:23:16)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{10~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{10~downto~1}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667740996618 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667740996618 2022.11.06 10:23:16)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667740996679 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667740996678 2022.11.06 10:23:16)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667740996749 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667740996748 2022.11.06 10:23:16)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667740996809 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667740996808 2022.11.06 10:23:16)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667740996930 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667740996929 2022.11.06 10:23:16)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667740996990 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667740996989 2022.11.06 10:23:16)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667740997060 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667740997059 2022.11.06 10:23:17)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667741133025 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667741133024 2022.11.06 10:25:33)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3503          1667741133105 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667741133114 2022.11.06 10:25:33)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{10~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{10~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{10~downto~0}~13 0 44 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{10~downto~0}~13{9~downto~0}~137 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(10))(6(d_9_0))(6(10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667741133206 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667741133205 2022.11.06 10:25:33)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667741133266 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667741133265 2022.11.06 10:25:33)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667741133346 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667741133345 2022.11.06 10:25:33)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667741133416 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667741133415 2022.11.06 10:25:33)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667741133526 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667741133525 2022.11.06 10:25:33)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667741133596 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667741133595 2022.11.06 10:25:33)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667741133666 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667741133665 2022.11.06 10:25:33)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667741188485 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667741188484 2022.11.06 10:26:28)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667741188595 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667741188594 2022.11.06 10:26:28)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667741188685 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667741188684 2022.11.06 10:26:28)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667741188765 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667741188764 2022.11.06 10:26:28)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667741188846 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667741188845 2022.11.06 10:26:28)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667741188976 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667741188975 2022.11.06 10:26:28)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667741189046 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667741189045 2022.11.06 10:26:29)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667741189125 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667741189125 2022.11.06 10:26:29)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667741226680 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667741226679 2022.11.06 10:27:06)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3725          1667741226760 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667741226759 2022.11.06 10:27:06)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667741226830 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667741226829 2022.11.06 10:27:06)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667741226900 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667741226899 2022.11.06 10:27:06)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667741226970 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667741226969 2022.11.06 10:27:06)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667741227031 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667741227030 2022.11.06 10:27:07)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667741227151 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667741227150 2022.11.06 10:27:07)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667741227230 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667741227230 2022.11.06 10:27:07)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667741227283 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667741227280 2022.11.06 10:27:07)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667741254420 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667741254419 2022.11.06 10:27:34)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3725          1667741254500 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667741254499 2022.11.06 10:27:34)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667741254580 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667741254579 2022.11.06 10:27:34)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667741254650 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667741254649 2022.11.06 10:27:34)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667741254710 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667741254709 2022.11.06 10:27:34)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667741254780 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667741254779 2022.11.06 10:27:34)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667741254891 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667741254890 2022.11.06 10:27:34)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667741254952 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667741254950 2022.11.06 10:27:34)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667741255011 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667741255010 2022.11.06 10:27:35)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667742709463 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667742709461 2022.11.06 10:51:49)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667742709512 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667742709511 2022.11.06 10:51:49)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667742709552 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667742709551 2022.11.06 10:51:49)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667742709592 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667742709591 2022.11.06 10:51:49)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667742709632 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667742709631 2022.11.06 10:51:49)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667742709664 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667742709661 2022.11.06 10:51:49)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667742709733 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667742709732 2022.11.06 10:51:49)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667742709773 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667742709772 2022.11.06 10:51:49)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667742709813 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667742709812 2022.11.06 10:51:49)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667743070051 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667743070050 2022.11.06 10:57:50)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667743070091 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667743070090 2022.11.06 10:57:50)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667743070133 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667743070130 2022.11.06 10:57:50)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667743070171 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667743070170 2022.11.06 10:57:50)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667743070203 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667743070200 2022.11.06 10:57:50)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667743070243 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667743070240 2022.11.06 10:57:50)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667743070301 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667743070300 2022.11.06 10:57:50)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667743070333 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667743070330 2022.11.06 10:57:50)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667743070371 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667743070370 2022.11.06 10:57:50)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667743443347 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667743443346 2022.11.06 11:04:03)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667743443387 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667743443386 2022.11.06 11:04:03)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667743443428 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667743443427 2022.11.06 11:04:03)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667743443460 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667743443457 2022.11.06 11:04:03)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667743443498 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667743443497 2022.11.06 11:04:03)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2027          1667743443538 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667743443537 2022.11.06 11:04:03)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_process
      (line__41(_architecture 0 0 41 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 1 -1
  )
)
V 000050 55 13378         1667743443588 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667743443587 2022.11.06 11:04:03)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667743443629 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667743443627 2022.11.06 11:04:03)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667743443668 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667743443667 2022.11.06 11:04:03)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667748587666 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748587665 2022.11.06 12:29:47)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748587716 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748587715 2022.11.06 12:29:47)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748587757 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748587755 2022.11.06 12:29:47)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748587806 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748587805 2022.11.06 12:29:47)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748587856 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748587855 2022.11.06 12:29:47)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
V 000050 55 13378         1667748587936 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748587935 2022.11.06 12:29:47)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748587985 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748587985 2022.11.06 12:29:47)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748588026 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748588025 2022.11.06 12:29:48)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667748617809 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748617808 2022.11.06 12:30:17)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748617849 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748617848 2022.11.06 12:30:17)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748617889 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748617888 2022.11.06 12:30:17)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748617929 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748617928 2022.11.06 12:30:17)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748617961 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748617958 2022.11.06 12:30:17)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
V 000050 55 13378         1667748618039 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748618038 2022.11.06 12:30:18)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748618079 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748618078 2022.11.06 12:30:18)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748618122 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748618119 2022.11.06 12:30:18)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000064 55 2645          1667748681941 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667748681940 2022.11.06 12:31:21)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000047 55 2647          1667748698565 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748698564 2022.11.06 12:31:38)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748698605 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748698604 2022.11.06 12:31:38)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748698645 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748698644 2022.11.06 12:31:38)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748698686 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748698684 2022.11.06 12:31:38)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748698725 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748698724 2022.11.06 12:31:38)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2645          1667748698765 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667748698764 2022.11.06 12:31:38)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667748698826 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748698825 2022.11.06 12:31:38)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748698866 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748698865 2022.11.06 12:31:38)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748698906 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748698905 2022.11.06 12:31:38)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667748768646 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748768645 2022.11.06 12:32:48)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748768686 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748768685 2022.11.06 12:32:48)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748768726 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748768725 2022.11.06 12:32:48)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748768766 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748768765 2022.11.06 12:32:48)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748768798 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748768795 2022.11.06 12:32:48)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2645          1667748768836 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667748768835 2022.11.06 12:32:48)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667748768886 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748768885 2022.11.06 12:32:48)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748768928 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748768925 2022.11.06 12:32:48)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748768958 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748768955 2022.11.06 12:32:48)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667748863663 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748863662 2022.11.06 12:34:23)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(2)(3)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748863703 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748863702 2022.11.06 12:34:23)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748863743 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748863742 2022.11.06 12:34:23)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748863775 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748863772 2022.11.06 12:34:23)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748863813 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748863812 2022.11.06 12:34:23)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2645          1667748863853 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667748863852 2022.11.06 12:34:23)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000050 55 13378         1667748863913 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748863912 2022.11.06 12:34:23)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748863945 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748863942 2022.11.06 12:34:23)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748863983 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748863982 2022.11.06 12:34:23)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
V 000050 55 13378         1667748864073 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748864072 2022.11.06 12:34:24)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667748868009 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667748868008 2022.11.06 12:34:28)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667748868048 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667748868048 2022.11.06 12:34:28)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(0)(1)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667748868081 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667748868078 2022.11.06 12:34:28)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667748868119 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667748868118 2022.11.06 12:34:28)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667748868151 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667748868148 2022.11.06 12:34:28)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2645          1667748868191 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 29 (componentenormalizacion 0 39 ))
  (_version v32)
  (_time 1667748868188 2022.11.06 12:34:28)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667413010728)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 31 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 31 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 40 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 45 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__42(_architecture 0 0 42 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667748868249 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667748868248 2022.11.06 12:34:28)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667748868281 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667748868278 2022.11.06 12:34:28)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667748868319 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667748868318 2022.11.06 12:34:28)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000064 55 2868          1667749592000 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667749591999 2022.11.06 12:46:31)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000047 55 2647          1667749595485 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667749595484 2022.11.06 12:46:35)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667749595524 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667749595524 2022.11.06 12:46:35)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667749595565 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667749595564 2022.11.06 12:46:35)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667749595597 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667749595594 2022.11.06 12:46:35)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667749595635 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667749595634 2022.11.06 12:46:35)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2868          1667749595677 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667749595674 2022.11.06 12:46:35)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667749595735 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667749595734 2022.11.06 12:46:35)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667749595767 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667749595764 2022.11.06 12:46:35)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667749595805 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667749595804 2022.11.06 12:46:35)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000064 55 2868          1667749691765 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667749691762 2022.11.06 12:48:11)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000055 55 3723          1667749792789 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667749792788 2022.11.06 12:49:52)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000047 55 2647          1667749794601 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667749794600 2022.11.06 12:49:54)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667749794641 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667749794640 2022.11.06 12:49:54)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667749794681 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667749794680 2022.11.06 12:49:54)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667749794713 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667749794710 2022.11.06 12:49:54)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667749794753 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667749794750 2022.11.06 12:49:54)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2868          1667749794791 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667749794790 2022.11.06 12:49:54)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667749794842 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667749794841 2022.11.06 12:49:54)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667749794882 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667749794881 2022.11.06 12:49:54)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667749794922 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667749794921 2022.11.06 12:49:54)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000055 55 3723          1667749909747 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667749909746 2022.11.06 12:51:49)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000055 55 3723          1667749934302 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667749934301 2022.11.06 12:52:14)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000064 55 2886          1667750148425 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667750148424 2022.11.06 12:55:48)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667750155495 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667750155494 2022.11.06 12:55:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000047 55 2647          1667750156218 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667750156215 2022.11.06 12:55:56)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667750156266 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667750156265 2022.11.06 12:55:56)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667750156298 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667750156295 2022.11.06 12:55:56)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667750156337 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667750156335 2022.11.06 12:55:56)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667750156368 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667750156365 2022.11.06 12:55:56)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2886          1667750156417 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667750156416 2022.11.06 12:55:56)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667750156477 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667750156476 2022.11.06 12:55:56)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667750156509 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667750156506 2022.11.06 12:55:56)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667750156547 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667750156546 2022.11.06 12:55:56)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000050 55 13378         1667750176966 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667750176965 2022.11.06 12:56:16)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
V 000050 55 13378         1667750196985 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667750196984 2022.11.06 12:56:36)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000064 55 2886          1667750210544 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667750210543 2022.11.06 12:56:50)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux2 ~std_logic_vector{4~downto~0}~13 0 42 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__50(_architecture 1 0 50 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000047 55 2647          1667750249442 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667750249439 2022.11.06 12:57:29)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3723          1667750249490 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667750249489 2022.11.06 12:57:29)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667750249520 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667750249519 2022.11.06 12:57:29)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667750249552 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667750249549 2022.11.06 12:57:29)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667750249593 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667750249590 2022.11.06 12:57:29)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667750249641 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667750249640 2022.11.06 12:57:29)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667750249691 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667750249690 2022.11.06 12:57:29)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667750249731 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667750249730 2022.11.06 12:57:29)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667750249763 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667750249760 2022.11.06 12:57:29)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000064 55 2663          1667750303037 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667750303036 2022.11.06 12:58:23)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000055 55 3723          1667750564573 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667750564572 2022.11.06 13:02:44)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000055 55 3723          1667750660742 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667750660741 2022.11.06 13:04:20)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000055 55 3723          1667750946883 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667750946882 2022.11.06 13:09:06)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000055 55 3725          1667751058854 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667751058853 2022.11.06 13:10:58)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000064 55 2663          1667751269948 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667751269947 2022.11.06 13:14:29)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000055 55 3725          1667751467932 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667751467941 2022.11.06 13:17:47)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~1310 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000055 55 3723          1667751529060 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667751529059 2022.11.06 13:18:49)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1311 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_9_0))(5(d_11_10))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(2)(4)(3))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000047 55 2647          1667751697162 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667751697161 2022.11.06 13:21:37)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667751697214 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667751697211 2022.11.06 13:21:37)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667751697262 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667751697261 2022.11.06 13:21:37)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667751697302 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667751697301 2022.11.06 13:21:37)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667751697361 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667751697361 2022.11.06 13:21:37)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667751697422 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667751697421 2022.11.06 13:21:37)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667751697462 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667751697461 2022.11.06 13:21:37)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667751697503 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667751697502 2022.11.06 13:21:37)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667751910409 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667751910408 2022.11.06 13:25:10)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667751910469 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667751910468 2022.11.06 13:25:10)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667751910509 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667751910508 2022.11.06 13:25:10)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667751910550 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667751910548 2022.11.06 13:25:10)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667751910609 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667751910608 2022.11.06 13:25:10)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667751910669 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667751910668 2022.11.06 13:25:10)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667751910709 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667751910708 2022.11.06 13:25:10)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667751910759 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667751910758 2022.11.06 13:25:10)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667751918442 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667751918439 2022.11.06 13:25:18)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3716          1667751918481 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667751918479 2022.11.06 13:25:18)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 68 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_11_2))(5(d_1_0))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__57(_architecture 1 0 57 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__60(_architecture 2 0 60 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667751918530 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667751918529 2022.11.06 13:25:18)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667751918562 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667751918559 2022.11.06 13:25:18)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667751918600 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667751918599 2022.11.06 13:25:18)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667751918640 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667751918639 2022.11.06 13:25:18)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667751918701 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667751918700 2022.11.06 13:25:18)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667751918733 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667751918730 2022.11.06 13:25:18)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667751918781 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667751918780 2022.11.06 13:25:18)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752077321 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752077318 2022.11.06 13:27:57)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667752077379 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752077378 2022.11.06 13:27:57)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752077420 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752077418 2022.11.06 13:27:57)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752077469 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752077468 2022.11.06 13:27:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752077519 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752077518 2022.11.06 13:27:57)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752077589 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752077588 2022.11.06 13:27:57)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752077629 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752077628 2022.11.06 13:27:57)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752077669 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752077668 2022.11.06 13:27:57)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752082326 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752082325 2022.11.06 13:28:02)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667752082368 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752082365 2022.11.06 13:28:02)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752082408 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752082405 2022.11.06 13:28:02)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752082446 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752082445 2022.11.06 13:28:02)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752082486 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752082485 2022.11.06 13:28:02)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752082546 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752082545 2022.11.06 13:28:02)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752082587 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752082585 2022.11.06 13:28:02)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752082626 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752082625 2022.11.06 13:28:02)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752095747 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752095744 2022.11.06 13:28:15)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752095787 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752095794 2022.11.06 13:28:15)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752095827 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752095824 2022.11.06 13:28:15)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752095867 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752095864 2022.11.06 13:28:15)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752095905 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752095904 2022.11.06 13:28:15)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752095947 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752095944 2022.11.06 13:28:15)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752096006 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752096005 2022.11.06 13:28:16)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752096046 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752096045 2022.11.06 13:28:16)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752096086 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752096085 2022.11.06 13:28:16)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752111790 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752111787 2022.11.06 13:28:31)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752111830 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752111827 2022.11.06 13:28:31)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752111870 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752111867 2022.11.06 13:28:31)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752111908 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752111907 2022.11.06 13:28:31)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752111940 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752111937 2022.11.06 13:28:31)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752111981 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752111978 2022.11.06 13:28:31)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752112029 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752112028 2022.11.06 13:28:32)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752112069 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752112068 2022.11.06 13:28:32)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752112101 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752112098 2022.11.06 13:28:32)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752135202 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752135201 2022.11.06 13:28:55)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752135242 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752135241 2022.11.06 13:28:55)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752135283 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752135281 2022.11.06 13:28:55)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752135322 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752135321 2022.11.06 13:28:55)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752135354 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752135351 2022.11.06 13:28:55)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752135392 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752135391 2022.11.06 13:28:55)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752135442 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752135441 2022.11.06 13:28:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752135482 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752135481 2022.11.06 13:28:55)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752135514 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752135511 2022.11.06 13:28:55)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752197022 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752197020 2022.11.06 13:29:57)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752197068 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752197068 2022.11.06 13:29:57)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752197100 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752197097 2022.11.06 13:29:57)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752197130 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752197127 2022.11.06 13:29:57)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752197166 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752197165 2022.11.06 13:29:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752197205 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752197204 2022.11.06 13:29:57)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752197254 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752197253 2022.11.06 13:29:57)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752197295 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752197292 2022.11.06 13:29:57)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752197332 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752197331 2022.11.06 13:29:57)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752434778 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752434777 2022.11.06 13:33:54)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752434818 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752434817 2022.11.06 13:33:54)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752434858 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752434857 2022.11.06 13:33:54)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752434890 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752434887 2022.11.06 13:33:54)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752434929 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752434927 2022.11.06 13:33:54)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752434969 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752434967 2022.11.06 13:33:54)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752435028 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752435027 2022.11.06 13:33:55)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752435060 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752435057 2022.11.06 13:33:55)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752435098 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752435097 2022.11.06 13:33:55)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752446695 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752446694 2022.11.06 13:34:06)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752446735 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752446734 2022.11.06 13:34:06)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752446775 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752446774 2022.11.06 13:34:06)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752446815 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752446814 2022.11.06 13:34:06)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752446855 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752446854 2022.11.06 13:34:06)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752446895 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752446894 2022.11.06 13:34:06)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752446955 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752446954 2022.11.06 13:34:06)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752446987 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752446984 2022.11.06 13:34:06)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752447025 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752447024 2022.11.06 13:34:07)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752520151 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752520149 2022.11.06 13:35:20)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752520201 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752520200 2022.11.06 13:35:20)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752520233 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752520230 2022.11.06 13:35:20)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752520271 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752520270 2022.11.06 13:35:20)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752520303 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752520300 2022.11.06 13:35:20)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752520343 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752520340 2022.11.06 13:35:20)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752520401 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752520400 2022.11.06 13:35:20)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752520433 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752520430 2022.11.06 13:35:20)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752520471 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752520470 2022.11.06 13:35:20)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752531959 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752531956 2022.11.06 13:35:31)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752532008 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752532007 2022.11.06 13:35:32)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752532038 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752532037 2022.11.06 13:35:32)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752532078 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752532077 2022.11.06 13:35:32)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752532110 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752532107 2022.11.06 13:35:32)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752532150 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752532147 2022.11.06 13:35:32)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752532208 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752532207 2022.11.06 13:35:32)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752532240 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752532237 2022.11.06 13:35:32)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752532278 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752532277 2022.11.06 13:35:32)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667752645341 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667752645340 2022.11.06 13:37:25)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3563          1667752645381 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667752645380 2022.11.06 13:37:25)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~139 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~1310 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667752645421 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667752645420 2022.11.06 13:37:25)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667752645453 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667752645450 2022.11.06 13:37:25)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667752645491 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667752645490 2022.11.06 13:37:25)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667752645531 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667752645530 2022.11.06 13:37:25)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667752645591 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667752645590 2022.11.06 13:37:25)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667752645623 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667752645620 2022.11.06 13:37:25)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667752645662 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667752645660 2022.11.06 13:37:25)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667777094048 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667777094048 2022.11.06 20:24:54)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3266          1667777094081 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667777094078 2022.11.06 20:24:54)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667777094120 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667777094119 2022.11.06 20:24:54)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667777094160 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667777094159 2022.11.06 20:24:54)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667777094192 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667777094189 2022.11.06 20:24:54)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667777094231 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667777094229 2022.11.06 20:24:54)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667777094280 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667777094279 2022.11.06 20:24:54)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667777094320 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667777094319 2022.11.06 20:24:54)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667777094360 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667777094359 2022.11.06 20:24:54)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667777161186 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667777161185 2022.11.06 20:26:01)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3266          1667777161226 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667777161225 2022.11.06 20:26:01)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__58(_architecture 1 0 58 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__61(_architecture 2 0 61 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667777161266 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667777161265 2022.11.06 20:26:01)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667777161299 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667777161295 2022.11.06 20:26:01)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667777161338 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667777161335 2022.11.06 20:26:01)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667777161376 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667777161375 2022.11.06 20:26:01)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667777161436 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667777161435 2022.11.06 20:26:01)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667777161486 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667777161485 2022.11.06 20:26:01)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667777161518 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667777161515 2022.11.06 20:26:01)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667778445851 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667778445850 2022.11.06 20:47:25)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667778445911 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667778445910 2022.11.06 20:47:25)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667778445951 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667778445950 2022.11.06 20:47:25)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667778445991 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667778445990 2022.11.06 20:47:25)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667778446061 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667778446060 2022.11.06 20:47:26)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667778446121 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667778446120 2022.11.06 20:47:26)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667778446171 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667778446170 2022.11.06 20:47:26)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(2)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667778446211 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667778446210 2022.11.06 20:47:26)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667778467334 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667778467331 2022.11.06 20:47:47)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667778467392 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667778467391 2022.11.06 20:47:47)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667778467433 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667778467431 2022.11.06 20:47:47)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667778467482 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667778467481 2022.11.06 20:47:47)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667778467532 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667778467531 2022.11.06 20:47:47)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(0)(1)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667778467592 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667778467591 2022.11.06 20:47:47)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667778467642 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667778467641 2022.11.06 20:47:47)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667778467682 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667778467681 2022.11.06 20:47:47)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667778476527 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667778476524 2022.11.06 20:47:56)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3091          1667778476565 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667778476564 2022.11.06 20:47:56)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667778476605 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667778476604 2022.11.06 20:47:56)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667778476645 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667778476644 2022.11.06 20:47:56)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667778476685 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667778476684 2022.11.06 20:47:56)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667778476735 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667778476734 2022.11.06 20:47:56)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667778476795 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667778476794 2022.11.06 20:47:56)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667778476827 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667778476824 2022.11.06 20:47:56)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667778476866 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667778476864 2022.11.06 20:47:56)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667779141116 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667779141113 2022.11.06 20:59:01)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3093          1667779141156 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667779141153 2022.11.06 20:59:01)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667779141195 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667779141193 2022.11.06 20:59:01)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667779141226 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667779141223 2022.11.06 20:59:01)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667779141266 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667779141263 2022.11.06 20:59:01)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667779141306 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667779141303 2022.11.06 20:59:01)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667779141364 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667779141363 2022.11.06 20:59:01)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667779141396 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667779141393 2022.11.06 20:59:01)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667779141434 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667779141433 2022.11.06 20:59:01)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667780410204 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667780410203 2022.11.06 21:20:10)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3093          1667780410244 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667780410243 2022.11.06 21:20:10)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667780410276 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667780410273 2022.11.06 21:20:10)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667780410316 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667780410313 2022.11.06 21:20:10)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667780410354 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667780410353 2022.11.06 21:20:10)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667780410394 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780410393 2022.11.06 21:20:10)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667780410454 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667780410453 2022.11.06 21:20:10)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667780410486 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667780410483 2022.11.06 21:20:10)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667780410524 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667780410523 2022.11.06 21:20:10)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667780475406 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667780475405 2022.11.06 21:21:15)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3086          1667780475438 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667780475435 2022.11.06 21:21:15)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_11_2))(5(0))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667780475477 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667780475474 2022.11.06 21:21:15)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667780475514 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667780475513 2022.11.06 21:21:15)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667780475546 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667780475543 2022.11.06 21:21:15)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667780475585 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780475582 2022.11.06 21:21:15)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667780475642 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667780475641 2022.11.06 21:21:15)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667780475673 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667780475670 2022.11.06 21:21:15)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667780475713 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667780475710 2022.11.06 21:21:15)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667780577800 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667780577799 2022.11.06 21:22:57)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3267          1667780577849 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667780577849 2022.11.06 21:22:57)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667780577882 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667780577879 2022.11.06 21:22:57)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667780577920 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667780577919 2022.11.06 21:22:57)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667780577952 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667780577949 2022.11.06 21:22:57)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667780578000 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780577999 2022.11.06 21:22:57)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667780578070 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667780578069 2022.11.06 21:22:58)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667780578109 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667780578109 2022.11.06 21:22:58)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667780578141 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667780578139 2022.11.06 21:22:58)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667780892075 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667780892074 2022.11.06 21:28:12)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3267          1667780892111 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667780892110 2022.11.06 21:28:12)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667780892147 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667780892145 2022.11.06 21:28:12)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667780892182 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667780892181 2022.11.06 21:28:12)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667780892218 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667780892217 2022.11.06 21:28:12)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667780892253 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780892252 2022.11.06 21:28:12)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667780892307 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667780892306 2022.11.06 21:28:12)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667780892343 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667780892342 2022.11.06 21:28:12)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667780892371 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667780892368 2022.11.06 21:28:12)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000064 55 2663          1667780947015 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780947014 2022.11.06 21:29:07)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
I 000047 55 2647          1667780990828 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667780990827 2022.11.06 21:29:50)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3422          1667780990878 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667780990877 2022.11.06 21:29:50)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~137 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667780990917 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667780990917 2022.11.06 21:29:50)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667780990950 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667780990947 2022.11.06 21:29:50)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667780990998 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667780990997 2022.11.06 21:29:50)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667780991038 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667780991037 2022.11.06 21:29:51)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667780991088 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667780991097 2022.11.06 21:29:51)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667780991130 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667780991127 2022.11.06 21:29:51)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667780991168 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667780991167 2022.11.06 21:29:51)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781014392 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781014391 2022.11.06 21:30:14)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3422          1667781014464 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781014461 2022.11.06 21:30:14)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~137 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781014504 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781014501 2022.11.06 21:30:14)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781014552 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781014551 2022.11.06 21:30:14)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781014584 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781014581 2022.11.06 21:30:14)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781014623 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781014621 2022.11.06 21:30:14)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781014682 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781014681 2022.11.06 21:30:14)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781014722 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781014721 2022.11.06 21:30:14)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781014762 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781014761 2022.11.06 21:30:14)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781067026 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781067026 2022.11.06 21:31:07)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3422          1667781067067 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781067066 2022.11.06 21:31:07)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~137 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781067107 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781067106 2022.11.06 21:31:07)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781067139 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781067136 2022.11.06 21:31:07)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781067188 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781067187 2022.11.06 21:31:07)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781067228 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781067227 2022.11.06 21:31:07)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781067288 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781067287 2022.11.06 21:31:07)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781067328 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781067327 2022.11.06 21:31:07)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781067359 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781067357 2022.11.06 21:31:07)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781138630 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781138629 2022.11.06 21:32:18)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3422          1667781138680 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781138679 2022.11.06 21:32:18)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~137 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781138720 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781138719 2022.11.06 21:32:18)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781138760 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781138759 2022.11.06 21:32:18)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781138811 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781138810 2022.11.06 21:32:18)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781138843 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781138840 2022.11.06 21:32:18)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781138911 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781138910 2022.11.06 21:32:18)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781138952 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781138950 2022.11.06 21:32:18)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781138993 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781138990 2022.11.06 21:32:18)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781274556 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781274555 2022.11.06 21:34:34)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3265          1667781274596 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781274595 2022.11.06 21:34:34)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781274636 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781274635 2022.11.06 21:34:34)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781274676 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781274675 2022.11.06 21:34:34)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781274708 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781274705 2022.11.06 21:34:34)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781274748 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781274745 2022.11.06 21:34:34)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781274806 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781274805 2022.11.06 21:34:34)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781274846 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781274845 2022.11.06 21:34:34)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781274878 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781274875 2022.11.06 21:34:34)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781434627 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781434625 2022.11.06 21:37:14)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3265          1667781434675 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781434675 2022.11.06 21:37:14)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781434708 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781434705 2022.11.06 21:37:14)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781434746 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781434745 2022.11.06 21:37:14)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781434786 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781434785 2022.11.06 21:37:14)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781434826 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781434825 2022.11.06 21:37:14)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781434886 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781434885 2022.11.06 21:37:14)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781434926 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781434925 2022.11.06 21:37:14)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781434958 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781434955 2022.11.06 21:37:14)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781546538 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781546536 2022.11.06 21:39:06)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3265          1667781546577 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781546576 2022.11.06 21:39:06)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781546609 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781546606 2022.11.06 21:39:06)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781546640 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781546636 2022.11.06 21:39:06)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781546677 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781546676 2022.11.06 21:39:06)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781546717 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781546716 2022.11.06 21:39:06)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781546777 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781546776 2022.11.06 21:39:06)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781546809 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781546806 2022.11.06 21:39:06)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781546847 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781546846 2022.11.06 21:39:06)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781562219 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781562218 2022.11.06 21:39:22)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3265          1667781562259 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781562258 2022.11.06 21:39:22)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781562299 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781562298 2022.11.06 21:39:22)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781562342 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781562339 2022.11.06 21:39:22)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781562380 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781562379 2022.11.06 21:39:22)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781562420 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781562419 2022.11.06 21:39:22)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781562480 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781562479 2022.11.06 21:39:22)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781562512 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781562509 2022.11.06 21:39:22)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781562550 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781562549 2022.11.06 21:39:22)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667781742390 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667781742387 2022.11.06 21:42:22)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3262          1667781742439 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667781742438 2022.11.06 21:42:22)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~2}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 2))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{1~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 1)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~137 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(d_1_0))(5(d_11_2))(6(0))(6(d_10_1))(6(11)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667781742481 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667781742478 2022.11.06 21:42:22)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667781742519 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667781742518 2022.11.06 21:42:22)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667781742559 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667781742558 2022.11.06 21:42:22)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667781742599 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667781742598 2022.11.06 21:42:22)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667781742659 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667781742658 2022.11.06 21:42:22)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667781742699 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667781742698 2022.11.06 21:42:22)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667781742731 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667781742728 2022.11.06 21:42:22)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667782054427 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667782054426 2022.11.06 21:47:34)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000050 55 1537          1667782054487 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667782054486 2022.11.06 21:47:34)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667782054527 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667782054526 2022.11.06 21:47:34)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667782054577 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667782054576 2022.11.06 21:47:34)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667782054636 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667782054636 2022.11.06 21:47:34)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(1)(0)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667782054698 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667782054697 2022.11.06 21:47:34)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667782054748 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667782054747 2022.11.06 21:47:34)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667782054788 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667782054787 2022.11.06 21:47:34)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667782061549 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667782061546 2022.11.06 21:47:41)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3266          1667782061588 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667782061586 2022.11.06 21:47:41)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667782061629 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667782061626 2022.11.06 21:47:41)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667782061668 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667782061667 2022.11.06 21:47:41)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667782061700 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667782061697 2022.11.06 21:47:41)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667782061740 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667782061737 2022.11.06 21:47:41)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667782061798 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667782061797 2022.11.06 21:47:41)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667782061838 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667782061837 2022.11.06 21:47:41)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667782061870 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667782061867 2022.11.06 21:47:41)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667782174752 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667782174749 2022.11.06 21:49:34)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3266          1667782174800 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667782174799 2022.11.06 21:49:34)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667782174840 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667782174839 2022.11.06 21:49:34)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667782174880 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667782174879 2022.11.06 21:49:34)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667782174920 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667782174919 2022.11.06 21:49:34)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667782174960 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667782174959 2022.11.06 21:49:34)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667782175011 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667782175010 2022.11.06 21:49:35)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667782175051 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667782175050 2022.11.06 21:49:35)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667782175083 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667782175080 2022.11.06 21:49:35)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
I 000047 55 2647          1667782236168 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667782236167 2022.11.06 21:50:36)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
I 000055 55 3266          1667782236201 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667782236198 2022.11.06 21:50:36)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
I 000050 55 1537          1667782236239 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667782236238 2022.11.06 21:50:36)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
I 000049 55 1533          1667782236269 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667782236268 2022.11.06 21:50:36)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
I 000051 55 1745          1667782236301 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667782236298 2022.11.06 21:50:36)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
I 000064 55 2663          1667782236341 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667782236338 2022.11.06 21:50:36)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667782236399 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667782236398 2022.11.06 21:50:36)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
I 000051 55 1541          1667782236439 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667782236438 2022.11.06 21:50:36)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
I 000050 55 1537          1667782236471 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667782236468 2022.11.06 21:50:36)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
V 000047 55 2647          1667784030902 difExp
(_unit VHDL (difexp 0 31 (difexp 0 43 ))
  (_version v32)
  (_time 1667784030901 2022.11.06 22:20:30)
  (_source (\./src/difExp.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667400803683)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A_B ~std_logic_vector{4~downto~0}~124 0 36 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~126 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B_A ~std_logic_vector{4~downto~0}~126 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_variable (_internal aux ~std_logic_vector{4~downto~0}~13 0 46 (_process 0 )))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~122{4~downto~0}~138 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~0}~137 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__45(_architecture 0 0 45 (_process (_simple)(_target(3)(2)(4))(_sensitivity(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
  )
  (_model . difExp 1 -1
  )
)
V 000055 55 3266          1667784030961 alusumamantisa
(_unit VHDL (alusumamantisa 0 31 (alusumamantisa 0 41 ))
  (_version v32)
  (_time 1667784030961 2022.11.06 22:20:30)
  (_source (\./src/aluSumaMantisa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667671907749)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~126 0 36 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal salida2 ~std_logic_vector{9~downto~0}~126 0 36 (_entity (_out ))))
    (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 43 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{11~downto~0}~13 0 43 (_architecture (_uni ))))
    (_signal (_internal aux1 ~std_logic_vector{11~downto~0}~13 0 44 (_architecture (_uni ))))
    (_signal (_internal aux2 ~std_logic_vector{11~downto~0}~13 0 45 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~13 0 52 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{11~downto~10}~13 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 10))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{9~downto~0}~137 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~13{10~downto~1}~138 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 10)(i 1))))))
    (_process
      (line__48(_architecture 0 0 48 (_process (_simple)(_target(5(0))(5(d_10_1))(5(11))(6(d_9_0))(6(d_11_10)))(_sensitivity(1)(0)))))
      (line__59(_architecture 1 0 59 (_assignment (_simple)(_target(7))(_sensitivity(5)(6)))))
      (line__62(_architecture 2 0 62 (_process (_simple)(_target(4)(3)(2))(_sensitivity(7)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 3 )
  )
  (_model . alusumamantisa 3 -1
  )
)
V 000050 55 1537          1667784031012 Mux10bits
(_unit VHDL (mux10bits 0 30 (mux10bits 0 41 ))
  (_version v32)
  (_time 1667784031011 2022.11.06 22:20:31)
  (_source (\./src/Mux10bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282131220)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(1)(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Mux10bits 1 -1
  )
)
V 000049 55 1533          1667784031062 mux5bits
(_unit VHDL (mux5bits 0 30 (mux5bits 0 41 ))
  (_version v32)
  (_time 1667784031061 2022.11.06 22:20:31)
  (_source (\./src/Mux5bits.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667282119082)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal Out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bits 1 -1
  )
)
V 000051 55 1745          1667784031112 aluSumaExp
(_unit VHDL (alusumaexp 0 33 (alusumaexp 0 43 ))
  (_version v32)
  (_time 1667784031111 2022.11.06 22:20:31)
  (_source (\./src/aluSumaExp.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703155185)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 35 (_entity (_in ))))
    (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 36 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 37 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~122 0 37 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{4~downto~0}~13 0 44 (_architecture (_uni ))))
    (_process
      (line__47(_architecture 0 0 47 (_assignment (_simple)(_target(3))(_sensitivity(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(2))(_sensitivity(3)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 )
  )
  (_model . aluSumaExp 2 -1
  )
)
V 000064 55 2663          1667784031162 ComponenteNormalizacion
(_unit VHDL (componentenormalizacion 0 30 (componentenormalizacion 0 40 ))
  (_version v32)
  (_time 1667784031161 2022.11.06 22:20:31)
  (_source (\./src/corrimiento.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667749424589)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~122 0 34 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal aux ~std_logic_vector{9~downto~0}~13 0 41 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~13{8~downto~0}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 8)(i 0))))))
    (_type (_internal ~~std_logic_vector{9~downto~0}~12{9~downto~1}~13 0 46 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 1))))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3(d_8_0))(3(9)))(_sensitivity(1)))))
      (line__49(_architecture 1 0 49 (_process (_simple)(_target(2))(_sensitivity(3)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 2 )
    (2 2 2 2 3 )
    (2 2 2 3 2 )
    (2 2 2 3 3 )
    (2 2 3 2 2 )
    (2 2 3 2 3 )
    (2 2 3 3 2 )
    (2 2 3 3 3 )
    (2 3 2 2 2 )
    (2 3 2 2 3 )
    (2 3 2 3 2 )
    (2 3 2 3 3 )
    (2 3 3 2 2 )
    (2 3 3 2 3 )
    (2 3 3 3 2 )
    (2 3 3 3 3 )
  )
  (_model . ComponenteNormalizacion 2 -1
  )
)
V 000050 55 13378         1667784031222 practica2
(_unit VHDL (practica2 0 25 (practica2 0 34 ))
  (_version v32)
  (_time 1667784031221 2022.11.06 22:20:31)
  (_source (\./compile/practica2.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667703284822)
    (_use )
  )
  (_component
    (aluSumaExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal Cin ~extieee.std_logic_1164.std_logic 0 41 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~136 0 42 (_entity (_out ))))
      )
    )
    (difExp
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_in ))))
        (_port (_internal A_B ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
        (_port (_internal B_A ~std_logic_vector{4~downto~0}~1326 0 66 (_entity (_out ))))
        (_port (_internal signo ~extieee.std_logic_1164.std_logic 0 67 (_entity (_out ))))
      )
    )
    (mux5bits
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1340 0 88 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1342 0 89 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 90 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1344 0 91 (_entity (_out ))))
      )
    )
    (mux5bitsB
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1346 0 96 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{4~downto~0}~1348 0 97 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 98 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{4~downto~0}~1350 0 99 (_entity (_out ))))
      )
    )
    (mux10bitsB
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1334 0 80 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1336 0 81 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 82 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1338 0 83 (_entity (_out ))))
      )
    )
    (aluSumaMantisa
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~138 0 48 (_entity (_in ))))
        (_port (_internal MSB ~extieee.std_logic_1164.std_logic 0 49 (_entity (_out ))))
        (_port (_internal salida1 ~std_logic_vector{9~downto~0}~1310 0 50 (_entity (_out ))))
        (_port (_internal salida2 ~std_logic_vector{9~downto~0}~1312 0 51 (_entity (_out ))))
      )
    )
    (ComponenteNormalizacion
      (_object
        (_port (_internal A ~std_logic_vector{4~downto~0}~1314 0 56 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1316 0 57 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1318 0 58 (_entity (_out ))))
      )
    )
    (Mux10bits
      (_object
        (_port (_internal A ~std_logic_vector{9~downto~0}~1328 0 72 (_entity (_in ))))
        (_port (_internal B ~std_logic_vector{9~downto~0}~1330 0 73 (_entity (_in ))))
        (_port (_internal op ~extieee.std_logic_1164.std_logic 0 74 (_entity (_in ))))
        (_port (_internal out1 ~std_logic_vector{9~downto~0}~1332 0 75 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 121 (_component aluSumaExp )
    (_port
      ((A)(BUS361))
      ((Cin)(NET834))
      ((out1(4))(Resultado(14)))
      ((out1(3))(Resultado(13)))
      ((out1(2))(Resultado(12)))
      ((out1(1))(Resultado(11)))
      ((out1(0))(Resultado(10)))
    )
    (_use (_entity . alusumaexp)
    )
  )
  (_instantiation U2 0 132 (_component difExp )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((A_B)(BUS210))
      ((B_A)(BUS204))
      ((signo)(NET794))
    )
    (_use (_entity . difexp)
      (_port
        ((A)(A))
        ((B)(B))
        ((signo)(signo))
        ((A_B)(A_B))
        ((B_A)(B_A))
      )
    )
  )
  (_instantiation U3 0 149 (_component mux5bits )
    (_port
      ((A)(BUS204))
      ((B)(BUS210))
      ((op)(NET794))
      ((out1)(BUS610))
    )
    (_use (_entity . mux5bits)
    )
  )
  (_instantiation U4 0 157 (_component mux5bitsB )
    (_port
      ((A(4))(A(14)))
      ((A(3))(A(13)))
      ((A(2))(A(12)))
      ((A(1))(A(11)))
      ((A(0))(A(10)))
      ((B(4))(B(14)))
      ((B(3))(B(13)))
      ((B(2))(B(12)))
      ((B(1))(B(11)))
      ((B(0))(B(10)))
      ((op)(NET794))
      ((out1)(BUS361))
    )
    (_use (_entity . mux5bitsb)
      (_port
        ((op)(op))
        ((A)(A))
        ((B)(B))
        ((out1)(out1))
      )
    )
  )
  (_instantiation U5 0 173 (_component mux10bitsB )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS641))
    )
    (_use (_entity . mux10bitsb)
    )
  )
  (_instantiation U6 0 199 (_component aluSumaMantisa )
    (_port
      ((A)(BUS635))
      ((B)(BUS641))
      ((MSB)(NET834))
      ((salida1)(BUS861))
      ((salida2)(BUS857))
    )
    (_use (_entity . alusumamantisa)
      (_port
        ((A)(A))
        ((B)(B))
        ((salida1)(salida1))
        ((salida2)(salida2))
        ((MSB)(MSB))
      )
    )
  )
  (_instantiation U7 0 208 (_component ComponenteNormalizacion )
    (_port
      ((A)(BUS610))
      ((B)(BUS809))
      ((out1)(BUS635))
    )
    (_use (_entity . componentenormalizacion)
    )
  )
  (_instantiation U8 0 215 (_component Mux10bits )
    (_port
      ((A(9))(A(9)))
      ((A(8))(A(8)))
      ((A(7))(A(7)))
      ((A(6))(A(6)))
      ((A(5))(A(5)))
      ((A(4))(A(4)))
      ((A(3))(A(3)))
      ((A(2))(A(2)))
      ((A(1))(A(1)))
      ((A(0))(A(0)))
      ((B(9))(B(9)))
      ((B(8))(B(8)))
      ((B(7))(B(7)))
      ((B(6))(B(6)))
      ((B(5))(B(5)))
      ((B(4))(B(4)))
      ((B(3))(B(3)))
      ((B(2))(B(2)))
      ((B(1))(B(1)))
      ((B(0))(B(0)))
      ((op)(NET794))
      ((out1)(BUS809))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_instantiation U9 0 241 (_component Mux10bits )
    (_port
      ((A)(BUS857))
      ((B)(BUS861))
      ((op)(NET834))
      ((out1(9))(Resultado(9)))
      ((out1(8))(Resultado(8)))
      ((out1(7))(Resultado(7)))
      ((out1(6))(Resultado(6)))
      ((out1(5))(Resultado(5)))
      ((out1(4))(Resultado(4)))
      ((out1(3))(Resultado(3)))
      ((out1(2))(Resultado(2)))
      ((out1(1))(Resultado(1)))
      ((out1(0))(Resultado(0)))
    )
    (_use (_entity . mux10bits)
    )
  )
  (_object
    (_port (_internal Input0 ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~12 0 28 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal A ~std_logic_vector{15~downto~0}~12 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~122 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal B ~std_logic_vector{15~downto~0}~122 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{15~downto~0}~124 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_port (_internal Resultado ~std_logic_vector{15~downto~0}~124 0 30 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~138 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1310 0 50 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1312 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1314 0 56 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1316 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1318 0 58 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1326 0 66 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1328 0 72 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1330 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1332 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1334 0 80 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1336 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1338 0 83 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1340 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1342 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 91 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1348 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1350 0 99 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal NET794 ~extieee.std_logic_1164.std_logic 0 105 (_architecture (_uni ))))
    (_signal (_internal NET834 ~extieee.std_logic_1164.std_logic 0 106 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1352 0 107 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS204 ~std_logic_vector{4~downto~0}~1352 0 107 (_architecture (_uni ))))
    (_signal (_internal BUS210 ~std_logic_vector{4~downto~0}~1352 0 108 (_architecture (_uni ))))
    (_signal (_internal BUS361 ~std_logic_vector{4~downto~0}~1352 0 109 (_architecture (_uni ))))
    (_signal (_internal BUS610 ~std_logic_vector{4~downto~0}~1352 0 110 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_signal (_internal BUS635 ~std_logic_vector{9~downto~0}~1354 0 111 (_architecture (_uni ))))
    (_signal (_internal BUS641 ~std_logic_vector{9~downto~0}~1354 0 112 (_architecture (_uni ))))
    (_signal (_internal BUS809 ~std_logic_vector{9~downto~0}~1354 0 113 (_architecture (_uni ))))
    (_signal (_internal BUS857 ~std_logic_vector{9~downto~0}~1354 0 114 (_architecture (_uni ))))
    (_signal (_internal BUS861 ~std_logic_vector{9~downto~0}~1354 0 115 (_architecture (_uni ))))
    (_process
      (line__262(_architecture 0 0 262 (_assignment (_simple)(_alias((Resultado(15))(Input0)))(_target(3(15)))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . practica2 1 -1
  )
)
V 000051 55 1541          1667784031272 mux10bitsB
(_unit VHDL (mux10bitsb 0 30 (mux10bitsb 0 41 ))
  (_version v32)
  (_time 1667784031271 2022.11.06 22:20:31)
  (_source (\./src/mux10bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704148168)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{9~downto~0}~12 0 32 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal A ~std_logic_vector{9~downto~0}~12 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~122 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal B ~std_logic_vector{9~downto~0}~122 0 33 (_entity (_in ))))
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{9~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 9)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{9~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__43(_architecture 0 0 43 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux10bitsB 1 -1
  )
)
V 000050 55 1537          1667784031312 mux5bitsB
(_unit VHDL (mux5bitsb 0 30 (mux5bitsb 0 41 ))
  (_version v32)
  (_time 1667784031311 2022.11.06 22:20:31)
  (_source (\./src/mux5bitsB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1667704557181)
    (_use )
  )
  (_object
    (_port (_internal op ~extieee.std_logic_1164.std_logic 0 32 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 33 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal A ~std_logic_vector{4~downto~0}~12 0 33 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal B ~std_logic_vector{4~downto~0}~122 0 34 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 35 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal out1 ~std_logic_vector{4~downto~0}~124 0 35 (_entity (_out ))))
    (_process
      (line__44(_architecture 0 0 44 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . mux5bitsB 1 -1
  )
)
