

================================================================
== Vivado HLS Report for 'matrixmul_1D_rev2'
================================================================
* Date:           Thu Jun  3 14:58:10 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memset_A       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- memset_B       |  16383|  16383|         1|          -|          -|  16384|    no    |
        |- Loop 3         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 3.1      |      ?|      ?|         2|          -|          -|      ?|    no    |
        |- Loop 4         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 4.1      |      ?|      ?|         2|          -|          -|      ?|    no    |
        |- Loop 5         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 6         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 7         |      ?|      ?|         1|          -|          -|      ?|    no    |
        |- Loop 8         |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + Loop 8.1      |      ?|      ?|         ?|          -|          -|      ?|    no    |
        |  ++ Loop 8.1.1  |      ?|      ?|         3|          -|          -|      ?|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    806|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     144|    232|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    375|
|Register         |        -|      -|    1071|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|    1215|   1413|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |              Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |matrixmul_1D_rev2_AXILiteS_s_axi_U  |matrixmul_1D_rev2_AXILiteS_s_axi  |        0|      0|  144|  232|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                               |                                  |        0|      0|  144|  232|
    +------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_1D_rev2bkb_U1  |matrixmul_1D_rev2bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |A_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    |B_U    |matrixmul_1D_rev2_A  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total  |                     |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_386_p2             |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_437_p2             |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_488_p2             |     +    |      0|  0|  38|          31|           1|
    |i_4_fu_509_p2             |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_530_p2             |     +    |      0|  0|  38|          31|           1|
    |i_6_fu_552_p2             |     +    |      0|  0|  38|          31|           1|
    |indvarinc1_fu_360_p2      |     +    |      0|  0|  19|          14|           1|
    |indvarinc_fu_343_p2       |     +    |      0|  0|  19|          14|           1|
    |j_1_fu_413_p2             |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_464_p2             |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_580_p2             |     +    |      0|  0|  38|          31|           1|
    |k_1_fu_596_p2             |     +    |      0|  0|  38|          31|           1|
    |tmp_12_fu_470_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_20_fu_602_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_23_fu_624_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_8_fu_419_p2           |     +    |      0|  0|  39|          32|          32|
    |AB_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |AB_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |Input_r_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_io       |    and   |      0|  0|   2|           1|           1|
    |AB_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |Input_r_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_10_fu_459_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_11_fu_483_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_14_fu_504_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_15_fu_525_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_16_fu_546_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_18_fu_574_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_19_fu_590_p2          |   icmp   |      0|  0|  18|          32|          32|
    |tmp_1_fu_354_p2           |   icmp   |      0|  0|  13|          14|           2|
    |tmp_3_fu_371_p2           |   icmp   |      0|  0|  13|          14|           2|
    |tmp_4_fu_381_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_6_fu_408_p2           |   icmp   |      0|  0|  18|          32|          32|
    |tmp_7_fu_432_p2           |   icmp   |      0|  0|  18|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 806|         823|         471|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |AB_1_data_out        |   9|          2|   32|         64|
    |AB_1_state           |  15|          3|    2|          6|
    |AB_TDATA_blk_n       |   9|          2|    1|          2|
    |A_address0           |  21|          4|   14|         56|
    |A_d0                 |  15|          3|    8|         24|
    |B_address0           |  21|          4|   14|         56|
    |B_d0                 |  15|          3|    8|         24|
    |Input_r_0_data_out   |   9|          2|    8|         16|
    |Input_r_0_state      |  15|          3|    2|          6|
    |Input_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm            |  93|         19|    1|         19|
    |i1_reg_205           |   9|          2|   31|         62|
    |i3_reg_227           |   9|          2|   31|         62|
    |i4_reg_250           |   9|          2|   31|         62|
    |i5_reg_285           |   9|          2|   31|         62|
    |i6_reg_296           |   9|          2|   31|         62|
    |i_reg_183            |   9|          2|   31|         62|
    |invdar1_reg_172      |   9|          2|   14|         28|
    |invdar_reg_161       |   9|          2|   14|         28|
    |j2_reg_216           |   9|          2|   31|         62|
    |j7_reg_307           |   9|          2|   31|         62|
    |j_reg_194            |   9|          2|   31|         62|
    |k_reg_332            |   9|          2|   31|         62|
    |m_reg_238            |   9|          2|   32|         64|
    |n_reg_261            |   9|          2|   32|         64|
    |p_reg_273            |   9|          2|   32|         64|
    |sum_reg_318          |   9|          2|   32|         64|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 375|         79|  557|       1207|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |AB_1_payload_A       |  32|   0|   32|          0|
    |AB_1_payload_B       |  32|   0|   32|          0|
    |AB_1_sel_rd          |   1|   0|    1|          0|
    |AB_1_sel_wr          |   1|   0|    1|          0|
    |AB_1_state           |   2|   0|    2|          0|
    |A_load_reg_818       |   8|   0|    8|          0|
    |B_load_reg_823       |   8|   0|    8|          0|
    |Input_r_0_payload_A  |   8|   0|    8|          0|
    |Input_r_0_payload_B  |   8|   0|    8|          0|
    |Input_r_0_sel_rd     |   1|   0|    1|          0|
    |Input_r_0_sel_wr     |   1|   0|    1|          0|
    |Input_r_0_state      |   2|   0|    2|          0|
    |ap_CS_fsm            |  18|   0|   18|          0|
    |i1_reg_205           |  31|   0|   31|          0|
    |i3_reg_227           |  31|   0|   31|          0|
    |i4_reg_250           |  31|   0|   31|          0|
    |i5_reg_285           |  31|   0|   31|          0|
    |i6_reg_296           |  31|   0|   31|          0|
    |i_1_reg_686          |  31|   0|   31|          0|
    |i_2_reg_712          |  31|   0|   31|          0|
    |i_6_reg_777          |  31|   0|   31|          0|
    |i_reg_183            |  31|   0|   31|          0|
    |invdar1_reg_172      |  14|   0|   14|          0|
    |invdar_reg_161       |  14|   0|   14|          0|
    |j2_reg_216           |  31|   0|   31|          0|
    |j7_cast_reg_787      |  31|   0|   32|          1|
    |j7_reg_307           |  31|   0|   31|          0|
    |j_1_reg_699          |  31|   0|   31|          0|
    |j_2_reg_725          |  31|   0|   31|          0|
    |j_3_reg_795          |  31|   0|   31|          0|
    |j_reg_194            |  31|   0|   31|          0|
    |k_1_reg_803          |  31|   0|   31|          0|
    |k_reg_332            |  31|   0|   31|          0|
    |lm_read_reg_661      |  32|   0|   32|          0|
    |ln_read_reg_654      |  32|   0|   32|          0|
    |lp_read_reg_648      |  32|   0|   32|          0|
    |m_reg_238            |  32|   0|   32|          0|
    |n_reg_261            |  32|   0|   32|          0|
    |p_reg_273            |  32|   0|   32|          0|
    |sum_reg_318          |  32|   0|   32|          0|
    |tmp_12_reg_730       |  32|   0|   32|          0|
    |tmp_17_reg_782       |  25|   0|   32|          7|
    |tmp_5_reg_691        |  25|   0|   32|          7|
    |tmp_8_reg_704        |  32|   0|   32|          0|
    |tmp_s_reg_717        |  25|   0|   32|          7|
    +---------------------+----+----+-----+-----------+
    |Total                |1071|   0| 1093|         22|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------------+-----+-----+------------+-------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS     |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS     |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | matrixmul_1D_rev2 | return value |
|Input_r_TDATA           |  in |    8|    axis    |      Input_r      |    pointer   |
|Input_r_TVALID          |  in |    1|    axis    |      Input_r      |    pointer   |
|Input_r_TREADY          | out |    1|    axis    |      Input_r      |    pointer   |
|AB_TDATA                | out |   32|    axis    |         AB        |    pointer   |
|AB_TVALID               | out |    1|    axis    |         AB        |    pointer   |
|AB_TREADY               |  in |    1|    axis    |         AB        |    pointer   |
+------------------------+-----+-----+------------+-------------------+--------------+

