This is the implement of digital logic design class.
===
