

================================================================
== Vivado HLS Report for 'inverse'
================================================================
* Date:           Fri Aug  2 03:17:48 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        inver_aug
* Solution:       solution0
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.770 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12398|    16498| 0.124 ms | 0.165 ms |  12398|  16498|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- loop_input_row_loop_input_col    |      100|      100|            1|          1|          1|   100|    yes   |
        |- Ini_Aug_loop                     |      330|      330|           33|          -|          -|    10|    no    |
        | + Ini_Aug_loop_1                  |       20|       20|            2|          -|          -|    10|    no    |
        | + Ini_Aug_loop_2                  |       10|       10|            1|          -|          -|    10|    no    |
        |- Row_Operation                    |    11640|    15740| 1164 ~ 1574 |          -|          -|    10|    no    |
        | + Row_Operation.1                 |     1140|     1140|           57|          -|          -|    20|    no    |
        | + Row_Operation.2                 |       20|      430|    2 ~ 43   |          -|          -|    10|    no    |
        |  ++ Row_Operation.2.1             |       40|       40|            2|          -|          -|    20|    no    |
        |- Extract_loop                     |      220|      220|           22|          -|          -|    10|    no    |
        | + Extract_loop_1                  |       20|       20|            2|          -|          -|    10|    no    |
        |- loop_output_row_loop_output_col  |      101|      101|            3|          1|          1|   100|    yes   |
        +-----------------------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      4|       0|     866|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|      -|     671|     425|    -|
|Memory           |        4|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     630|    -|
|Register         |        -|      -|     363|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        4|      4|    1034|    1921|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |inverse_AXILiteS_s_axi_U  |inverse_AXILiteS_s_axi  |        0|      0|   36|   40|    0|
    |inverse_sdiv_52nsbkb_U1   |inverse_sdiv_52nsbkb    |        0|      0|  635|  385|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        0|      0|  671|  425|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U      |inverse_A      |        1|  0|   0|    0|   100|   32|     1|         3200|
    |B_V_U    |inverse_B_V    |        1|  0|   0|    0|   100|   30|     1|         3000|
    |aug_V_U  |inverse_aug_V  |        2|  0|   0|    0|   200|   30|     1|         6000|
    +---------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |               |        4|  0|   0|    0|   400|   92|     3|        12200|
    +---------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1193_fu_909_p2       |     *    |      4|  0|  30|          30|          30|
    |add_ln1116_fu_885_p2       |     +    |      0|  0|  16|           9|           9|
    |add_ln112_fu_1036_p2       |     +    |      0|  0|  15|           5|           4|
    |add_ln118_fu_1066_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln1265_1_fu_895_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln1265_fu_779_p2       |     +    |      0|  0|  16|           9|           9|
    |add_ln203_10_fu_1046_p2    |     +    |      0|  0|  16|           9|           9|
    |add_ln203_11_fu_849_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln203_12_fu_855_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln203_1_fu_742_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln203_2_fu_748_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln203_3_fu_628_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln203_4_fu_975_p2      |     +    |      0|  0|  15|           8|           8|
    |add_ln203_5_fu_1005_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln203_6_fu_661_p2      |     +    |      0|  0|  16|           9|           9|
    |add_ln203_7_fu_1124_p2     |     +    |      0|  0|  19|           8|           8|
    |add_ln203_8_fu_1154_p2     |     +    |      0|  0|  19|           8|           8|
    |add_ln203_9_fu_1031_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln203_fu_592_p2        |     +    |      0|  0|  16|           9|           9|
    |add_ln56_fu_436_p2         |     +    |      0|  0|  15|           7|           1|
    |add_ln61_1_fu_509_p2       |     +    |      0|  0|  19|           8|           8|
    |add_ln61_fu_494_p2         |     +    |      0|  0|  19|           8|           8|
    |add_ln77_1_fu_614_p2       |     +    |      0|  0|  15|           8|           8|
    |add_ln77_fu_562_p2         |     +    |      0|  0|  15|           8|           8|
    |add_ln81_fu_675_p2         |     +    |      0|  0|  12|           4|           3|
    |col_1_fu_1177_p2           |     +    |      0|  0|  12|           4|           1|
    |col_fu_520_p2              |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_945_p2              |     +    |      0|  0|  12|           4|           1|
    |i_4_fu_708_p2              |     +    |      0|  0|  12|           4|           1|
    |i_fu_532_p2                |     +    |      0|  0|  12|           4|           1|
    |j_5_fu_769_p2              |     +    |      0|  0|  15|           5|           1|
    |j_6_fu_696_p2              |     +    |      0|  0|  15|           5|           1|
    |j_7_fu_1021_p2             |     +    |      0|  0|  12|           4|           1|
    |j_8_fu_813_p2              |     +    |      0|  0|  12|           4|           1|
    |j_fu_604_p2                |     +    |      0|  0|  12|           4|           1|
    |k_fu_875_p2                |     +    |      0|  0|  15|           5|           1|
    |row_1_fu_1072_p2           |     +    |      0|  0|  12|           4|           1|
    |row_fu_442_p2              |     +    |      0|  0|  12|           4|           1|
    |ret_V_fu_922_p2            |     -    |      0|  0|  59|          52|          52|
    |ap_block_state2            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state75_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state76_io        |    and   |      0|  0|   2|           1|           1|
    |tmp_last_V_fu_1171_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_869_p2       |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln109_fu_939_p2       |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln111_fu_1015_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln118_fu_1060_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln120_fu_1078_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln123_1_fu_1165_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln123_2_fu_1136_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln123_fu_1130_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln56_fu_430_p2        |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln58_fu_448_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln74_fu_526_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln76_fu_598_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln80_fu_651_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln81_fu_681_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln87_fu_702_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln92_fu_763_p2        |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln97_fu_807_p2        |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln98_fu_819_p2        |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_pp1_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |select_ln122_1_fu_1092_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln122_2_fu_1142_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln122_fu_1084_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln61_1_fu_462_p3    |  select  |      0|  0|   4|           1|           4|
    |select_ln61_fu_454_p3      |  select  |      0|  0|   4|           1|           1|
    |select_ln81_fu_687_p3      |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      4|  0| 866|         427|         397|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_address0                       |   15|          3|    7|         21|
    |B_V_address0                     |   15|          3|    7|         21|
    |ap_NS_fsm                        |  337|         76|    1|         76|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2          |    9|          2|    1|          2|
    |ap_phi_mux_row8_0_phi_fu_412_p4  |    9|          2|    4|          8|
    |aug_V_address0                   |   41|          8|    8|         64|
    |aug_V_address1                   |   21|          4|    8|         32|
    |aug_V_d0                         |   21|          4|   30|        120|
    |col9_0_reg_419                   |    9|          2|    4|          8|
    |col_0_reg_284                    |    9|          2|    4|          8|
    |i_0_reg_295                      |    9|          2|    4|          8|
    |i_1_reg_330                      |    9|          2|    4|          8|
    |i_2_reg_375                      |    9|          2|    4|          8|
    |inStream_TDATA_blk_n             |    9|          2|    1|          2|
    |indvar_flatten11_reg_397         |    9|          2|    7|         14|
    |indvar_flatten_reg_262           |    9|          2|    7|         14|
    |j_0_reg_307                      |    9|          2|    4|          8|
    |j_1_reg_319                      |    9|          2|    5|         10|
    |j_2_reg_342                      |    9|          2|    5|         10|
    |j_3_reg_353                      |    9|          2|    4|          8|
    |j_4_reg_386                      |    9|          2|    4|          8|
    |k_0_reg_364                      |    9|          2|    5|         10|
    |outStream_TDATA_blk_n            |    9|          2|    1|          2|
    |row8_0_reg_408                   |    9|          2|    4|          8|
    |row_0_reg_273                    |    9|          2|    4|          8|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  630|        138|  138|        488|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln203_11_reg_1305              |   7|   0|    9|          2|
    |add_ln203_1_reg_1259               |   7|   0|    9|          2|
    |add_ln203_4_reg_1347               |   7|   0|    8|          1|
    |add_ln203_5_reg_1352               |   7|   0|    9|          2|
    |add_ln203_9_reg_1365               |   8|   0|    8|          0|
    |add_ln203_reg_1219                 |   7|   0|    9|          2|
    |add_ln77_reg_1214                  |   7|   0|    8|          1|
    |ap_CS_fsm                          |  75|   0|   75|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |aug_V_addr_2_reg_1283              |   8|   0|    8|          0|
    |aug_V_addr_7_reg_1333              |   8|   0|    8|          0|
    |col9_0_reg_419                     |   4|   0|    4|          0|
    |col_0_reg_284                      |   4|   0|    4|          0|
    |i_0_reg_295                        |   4|   0|    4|          0|
    |i_1_reg_330                        |   4|   0|    4|          0|
    |i_2_reg_375                        |   4|   0|    4|          0|
    |i_3_reg_1342                       |   4|   0|    4|          0|
    |i_4_reg_1249                       |   4|   0|    4|          0|
    |i_reg_1209                         |   4|   0|    4|          0|
    |icmp_ln118_reg_1375                |   1|   0|    1|          0|
    |icmp_ln118_reg_1375_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln98_reg_1301                 |   1|   0|    1|          0|
    |indvar_flatten11_reg_397           |   7|   0|    7|          0|
    |indvar_flatten_reg_262             |   7|   0|    7|          0|
    |j_0_reg_307                        |   4|   0|    4|          0|
    |j_1_reg_319                        |   5|   0|    5|          0|
    |j_2_reg_342                        |   5|   0|    5|          0|
    |j_3_reg_353                        |   4|   0|    4|          0|
    |j_4_reg_386                        |   4|   0|    4|          0|
    |j_5_reg_1278                       |   5|   0|    5|          0|
    |j_7_reg_1360                       |   4|   0|    4|          0|
    |j_8_reg_1296                       |   4|   0|    4|          0|
    |j_reg_1228                         |   4|   0|    4|          0|
    |k_0_reg_364                        |   5|   0|    5|          0|
    |k_reg_1323                         |   5|   0|    5|          0|
    |row8_0_reg_408                     |   4|   0|    4|          0|
    |row_0_reg_273                      |   4|   0|    4|          0|
    |select_ln122_1_reg_1384            |   4|   0|    4|          0|
    |sext_ln1148_reg_1270               |  52|   0|   52|          0|
    |sext_ln1193_reg_1315               |  52|   0|   52|          0|
    |tmp_last_V_reg_1394                |   1|   0|    1|          0|
    |zext_ln203_2_reg_1254              |   4|   0|    9|          5|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 363|   0|  378|         15|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |      AXILiteS      |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |      AXILiteS      |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs |       inverse      | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |       inverse      | return value |
|interrupt               | out |    1| ap_ctrl_hs |       inverse      | return value |
|inStream_TDATA          |  in |   32|    axis    |   inStream_V_data  |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

