;redcode
;assert 1
	SPL 0, <-502
	SUB #10, <462
	SUB @127, @106
	SLT @127, -109
	MOV -17, <-20
	SLT @177, -109
	MOV -17, <-20
	DJN -1, @-20
	SPL -107, @-821
	SLT @127, -629
	SPL -107, @-821
	SLT @127, -109
	ADD 271, 60
	SUB @1, @2
	SLT @127, -109
	SPL -107, @-821
	SUB @1, @2
	ADD 271, 60
	ADD 271, 60
	SLT @127, -109
	SLT @177, -109
	SUB #17, @10
	SPL -107, @-821
	ADD #77, @210
	SLT @127, -109
	SUB -701, 46
	SLT @177, -109
	SLT @127, -109
	SPL -107, @-821
	SUB @13, 0
	SLT @127, -109
	SUB 3, @20
	SUB 3, @20
	SPL -107, @-21
	JMZ -107, <-21
	SPL -107, @-821
	SLT @127, -109
	SPL 0, <-502
	SUB 4, @650
	SUB -701, 46
	SLT @127, -109
	SPL 0, <-2
	SPL 0, <-2
	JMZ @201, -100
	ADD #72, @210
	MOV -17, <-20
	SUB #10, <462
	SUB #10, <462
	SLT @127, -109
	ADD #72, @210
	ADD #72, @210
	SLT @127, -109
