Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/AFE_Fpga_A_tb_isim_beh.exe -prj /media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/AFE_Fpga_A_tb_beh.prj work.AFE_Fpga_A_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/CMD_Fifo.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_mcb_controller.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/iodrp_controller.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_soft_calibration_top.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/mcb_raw_wrapper.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_wrapper.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/memc3_infrastructure.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LPDDR_Ctrl/user_design/rtl/LPDDR_Ctrl.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/AFE_DP_Pipeline.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/DAC_Ram.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SysPLL.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/Hist_Ram.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/LVDSTxBuff.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SCFIFO_32x256.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/DP_Ram_1kx16.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/SCFIFO_1kx16.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/FIFO_DC_32x1.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/ipcore_dir/AFE_FRONT_Pipeline.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/Proj_Defs.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FM_Tx_Rx.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_data_ddr_s8_diff.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/serdes_1_to_n_clk_ddr_s8_diff.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/One_Wire.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/FEB_Fpga_A.vhd" into library work
Parsing VHDL file "/media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/AFE_Fpga_A_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/common_modules.v" Line 260: Target <(null)> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:536 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 324: Index is always out of bounds for array convertbin
WARNING:HDLCompiler:532 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 324: Index <-1> is out of range [63:0] for signal <convertbin>.
WARNING:HDLCompiler:536 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 323: Index is always out of bounds for array convertbin
WARNING:HDLCompiler:532 - "/build/xfndry/isimco/hipsBuilds/P_hips_v23.0/rst/hips/mcb/MCB_WRAP.v" Line 323: Index <-1> is out of range [63:0] for signal <convertbin>.
Completed static elaboration
Fuse Memory Usage: 179612 KB
Fuse CPU Usage: 22020 ms
Compiling module xil_mcb_mod49
Compiling module xil_mcb_mod109
Compiling module xil_mcb_mod46
Compiling module xil_mcb_mod20
Compiling module xil_mcb_mod21
Compiling module xil_mcb_mod22
Compiling module xil_mcb_mod19
Compiling module xil_mcb_mod31
Compiling module xil_mcb_mod29
Compiling module xil_mcb_mod24
Compiling module xil_mcb_mod25
Compiling module xil_mcb_mod27
Compiling module xil_mcb_mod28_default
Compiling module xil_mcb_mod33
Compiling module xil_mcb_mod32
Compiling module xil_mcb_mod106
Compiling module xil_mcb_mod62
Compiling module xil_mcb_mod63
Compiling module xil_mcb_mod61
Compiling module xil_mcb_mod64
Compiling module xil_mcb_mod65
Compiling module xil_mcb_mod111
Compiling module xil_mcb_mod110
Compiling module xil_mcb_mod47
Compiling module xil_mcb_mod38
Compiling module xil_mcb_mod39
Compiling module xil_mcb_mod40
Compiling module xil_mcb_mod41
Compiling module xil_mcb_mod42
Compiling module xil_mcb_mod43
Compiling module xil_mcb_mod44
Compiling module xil_mcb_mod50
Compiling module xil_mcb_mod45(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod48(PORT_CONFIG="B32_B...
Compiling module xil_mcb_mod100
Compiling module xil_mcb_mod72(RD_WRB=1,PIN_WIDTH...
Compiling module xil_mcb_mod73
Compiling module xil_mcb_mod92
Compiling module xil_mcb_mod93
Compiling module xil_mcb_mod78
Compiling module xil_mcb_mod102
Compiling module xil_mcb_mod101
Compiling module xil_mcb_mod77
Compiling module xil_mcb_mod98
Compiling module xil_mcb_mod97
Compiling module xil_mcb_mod80
Compiling module xil_mcb_mod81
Compiling module xil_mcb_mod86
Compiling module xil_mcb_mod91
Compiling module xil_mcb_mod90
Compiling module xil_mcb_mod76
Compiling module xil_mcb_mod75
Compiling module xil_mcb_mod88
Compiling module xil_mcb_mod79
Compiling module xil_mcb_mod74
Compiling module xil_mcb_mod82
Compiling module xil_mcb_mod87
Compiling module xil_mcb_mod83
Compiling module xil_mcb_mod96
Compiling module xil_mcb_mod94
Compiling module xil_mcb_mod95
Compiling module xil_mcb_mod84
Compiling module xil_mcb_mod89
Compiling module xil_mcb_mod99
Compiling module xil_mcb_mod85
Compiling module xil_mcb_mod103(PIN_WIDTH=16)
Compiling module xil_mcb_mod72(RD_WRB=0,PIN_WIDTH...
Compiling module xil_mcb_mod103(RD_WRB=0,PIN_WIDT...
Compiling module xil_mcb_mod103(RD_WRB=1,PIN_WIDT...
Compiling module xil_mcb_mod104(PIN_WIDTH=16,PORT...
Compiling module xil_mcb_mod56
Compiling module xil_mcb_mod107
Compiling module xil_mcb_mod59
Compiling module xil_mcb_mod108
Compiling module xil_mcb_mod52
Compiling module xil_mcb_mod53
Compiling module xil_mcb_mod5
Compiling module xil_mcb_mod54
Compiling module xil_mcb_mod70
Compiling module xil_mcb_mod55
Compiling module xil_mcb_mod57
Compiling module xil_mcb_mod58
Compiling module xil_mcb_mod51
Compiling module xil_mcb_mod17
Compiling module xil_mcb_mod14
Compiling module xil_mcb_mod0
Compiling module xil_mcb_mod23
Compiling module xil_mcb_mod67
Compiling module xil_mcb_mod68
Compiling module xil_mcb_mod66
Compiling module xil_mcb_mod7
Compiling module xil_mcb_mod69
Compiling module xil_mcb_mod71
Compiling module MCB_des(PORT_CONFIG="B32_B32_W32...
Compiling module B_MCB(ARB_NUM_TIME_SLOTS=12,ARB_...
Compiling module MCB_WRAP(12,"000000000000010011"...
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package proj_defs
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture ibufds_v of entity IBUFDS [\IBUFDS("DONT_CARE",true,"FALSE"...]
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",false,"0",t...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity SysPLL [syspll_default]
Compiling architecture obufds_v of entity OBUFDS [\OBUFDS("DONT_CARE","DEFAULT","S...]
Compiling architecture ibufgds_v of entity IBUFGDS [\IBUFGDS("DONT_CARE",true,"0",tr...]
Compiling architecture pll_adv_v of entity PLL_ADV [\PLL_ADV("OPTIMIZED","CLKFBOUT",...]
Compiling architecture bufgmux_v of entity BUFGMUX [\BUFGMUX("SYNC")(1,4)\]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture bufgce_v of entity BUFGCE [bufgce_default]
Compiling architecture bufpll_mcb_v of entity BUFPLL_MCB [\BUFPLL_MCB(2,"LOCK_TO_0")(1,9)\]
Compiling architecture syn of entity memc3_infrastructure [\memc3_infrastructure(6250,0,"DI...]
Compiling package vl_types
Compiling architecture mcb_v of entity MCB [\MCB(12,"000000000000010011","00...]
Compiling architecture trans of entity iodrp_controller [iodrp_controller_default]
Compiling architecture trans of entity iodrp_mcb_controller [iodrp_mcb_controller_default]
Compiling architecture trans of entity mcb_soft_calibration [\mcb_soft_calibration(('1','0','...]
Compiling architecture iobuf_v of entity IOBUF [\IOBUF("DONT_CARE",12,"0",true,"...]
Compiling architecture iodrp2_v of entity IODRP2 [\IODRP2("SDR",75)(1,3)\]
Compiling architecture trans of entity mcb_soft_calibration_top [\mcb_soft_calibration_top(('1','...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture oserdes2_v of entity OSERDES2 [\OSERDES2(true,"SDR","SDR",2,"SI...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,7,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,7,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,6,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,6,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,14,0,"MASTER...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,14,0,"SLAVE"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,5,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,5,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,4,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,4,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,0,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,0,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,1,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,1,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,15,0,"MASTER...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,15,0,"SLAVE"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,3,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,3,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,2,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,2,0,"SLAVE",...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,8,0,"MASTER"...]
Compiling architecture iodrp2_mcb_v of entity IODRP2_MCB [\IODRP2_MCB("SDR",0,8,0,"SLAVE",...]
Compiling architecture obuft_v of entity OBUFT [\OBUFT("DONT_CARE",12,"DEFAULT",...]
Compiling architecture obuftds_v of entity OBUFTDS [\OBUFTDS("DONT_CARE","DEFAULT","...]
Compiling architecture pulldown_v of entity PULLDOWN [pulldown_default]
Compiling architecture aarch of entity mcb_raw_wrapper [\mcb_raw_wrapper(6250,('0','0','...]
Compiling architecture acch of entity memc3_wrapper [\memc3_wrapper(6250,4,32,4,32,12...]
Compiling architecture arc of entity LPDDR_Ctrl [\LPDDR_Ctrl(4,32,4,32,6250,0,"DI...]
Compiling architecture behavioural of entity One_Wire [one_wire_default]
Compiling architecture behavioural of entity FM_Tx [\FM_Tx(16)\]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(11,1...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,11...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,11,"Bla...]
Compiling architecture lvdstxbuff_a of entity LVDSTxBuff [lvdstxbuff_default]
Compiling architecture behavioural_rx of entity FM_Rx [\FM_Rx(24)\]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(11,2...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,11...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,11,"Bla...]
Compiling architecture cmd_fifo_a of entity CMD_Fifo [cmd_fifo_default]
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture dac_ram_a of entity DAC_Ram [dac_ram_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(11,3...]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,11...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,11,"Bla...]
Compiling architecture scfifo_32x256_a of entity SCFIFO_32x256 [scfifo_32x256_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_ss [\fifo_generator_v9_3_bhv_ss(13,1...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(1,0,13...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(1,0,13,"Bla...]
Compiling architecture scfifo_1kx16_a of entity SCFIFO_1kx16 [scfifo_1kx16_default]
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_as [\fifo_generator_v9_3_bhv_as(1,"0...]
WARNING:HDLCompiler:746 - "/build/xfndry10/P.20131013/rtf/vhdl/src/XilinxCoreLib/fifo_generator_v9_3.vhd" Line 632: Range is empty (null range)
Compiling architecture behavioral of entity fifo_generator_v9_3_bhv_preload0 [\fifo_generator_v9_3_bhv_preload...]
Compiling architecture behavioral of entity fifo_generator_v9_3_conv [\fifo_generator_v9_3_conv(0,0,5,...]
Compiling architecture behavioral of entity fifo_generator_v9_3 [\fifo_generator_v9_3(0,0,5,"Blan...]
Compiling architecture fifo_dc_32x1_a of entity FIFO_DC_32x1 [fifo_dc_32x1_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture hist_ram_a of entity Hist_Ram [hist_ram_default]
Compiling architecture ibufds_diff_out_v of entity IBUFDS_DIFF_OUT [\IBUFDS_DIFF_OUT(true,true,"DEFA...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("STAY_AT_LIMIT","SDR",...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("STAY_AT_LIMIT","SDR",...]
Compiling architecture bufio2_2clk_v of entity BUFIO2_2CLK [\BUFIO2_2CLK(6)\]
Compiling architecture bufio2_v of entity BUFIO2 [\BUFIO2(false,1,false,false)\]
Compiling architecture arch_serdes_1_to_n_clk_ddr_s8_diff of entity serdes_1_to_n_clk_ddr_s8_diff [\serdes_1_to_n_clk_ddr_s8_diff(6...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("WRAPAROUND","DDR","ID...]
Compiling architecture iodelay2_v of entity IODELAY2 [\IODELAY2("WRAPAROUND","DDR","ID...]
Compiling architecture iserdes2_v of entity ISERDES2 [\ISERDES2(true,"DDR",6,"RETIMED"...]
Compiling architecture iserdes2_v of entity ISERDES2 [\ISERDES2(true,"DDR",6,"RETIMED"...]
Compiling architecture arch_serdes_1_to_n_data_ddr_s8_diff of entity serdes_1_to_n_data_ddr_s8_diff [\serdes_1_to_n_data_ddr_s8_diff(...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture afe_dp_pipeline_a of entity AFE_DP_Pipeline [afe_dp_pipeline_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture afe_front_pipeline_a of entity AFE_FRONT_Pipeline [afe_front_pipeline_default]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture dp_ram_1kx16_a of entity DP_Ram_1kx16 [dp_ram_1kx16_default]
Compiling architecture behavioural of entity FEB_Fpga_A [feb_fpga_a_default]
Compiling architecture behavioural of entity FM_Tx [\FM_Tx(24)\]
Compiling architecture behavior of entity afe_fpga_a_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 260 VHDL Units
Compiled 96 Verilog Units
Built simulation executable /media/dmishins/MISHINS/FROM14CPU/Desktop/AFEDM/AFE_Fpga_A_tb_isim_beh.exe
Fuse Memory Usage: 1322828 KB
Fuse CPU Usage: 27210 ms
GCC CPU Usage: 84310 ms
