<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/asautaux/yarr/pcie_lite_wb_1/pcie_lite_wb_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="2391fs"></ZoomEndTime>
      <Cursor1Time time="1000fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="9" />
   <wvobject type="array" fp_name="design_1_i/NLW_ila_0_probe2_UNCONNECTED">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/NLW_ila_0_probe2_UNCONNECTED[7:4]</obj_property>
      <obj_property name="ObjectShortName">NLW_ila_0_probe2_UNCONNECTED[7:4]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="design_1_i/Net1">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/Net1[7:0]</obj_property>
      <obj_property name="ObjectShortName">Net1[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="design_1_i/Net2">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/Net2[3:0]</obj_property>
      <obj_property name="ObjectShortName">Net2[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/Net3">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/Net3</obj_property>
      <obj_property name="ObjectShortName">Net3</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/Net4">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/Net4</obj_property>
      <obj_property name="ObjectShortName">Net4</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="design_1_i/Net">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/Net[63:0]</obj_property>
      <obj_property name="ObjectShortName">Net[63:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/probe0">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/probe0</obj_property>
      <obj_property name="ObjectShortName">probe0</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="design_1_i/probe3">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/probe3</obj_property>
      <obj_property name="ObjectShortName">probe3</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="design_1_i/probe5">
      <obj_property name="DisplayName">FullPathName</obj_property>
      <obj_property name="ElementShortName">design_1_i/probe5[3:0]</obj_property>
      <obj_property name="ObjectShortName">probe5[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="LABELRADIX">true</obj_property>
   </wvobject>
</wave_config>
