Reading OpenROAD database at '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/83-openroad-repairdesignpostgpl/top.odb'…
Reading library file at '/Users/refikyalcin/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             584.8 u
legalized HPWL            612.4 u
delta HPWL                    5 %

[INFO DPL-0020] Mirrored 40 instances
[INFO DPL-0021] HPWL before             612.4 u
[INFO DPL-0022] HPWL after              584.8 u
[INFO DPL-0023] HPWL delta               -4.5 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Pad                                      32  506000.00
  Fill cell                               718    2695.08
  Tap cell                              13718   17163.96
  Multi-Input combinational cell           52     195.19
  Total                                 14520  526054.23
Writing OpenROAD database to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/85-openroad-detailedplacement/top.odb'…
Writing netlist to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/85-openroad-detailedplacement/top.nl.v'…
Writing powered netlist to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/85-openroad-detailedplacement/top.pnl.v'…
Writing layout to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/85-openroad-detailedplacement/top.def'…
Writing timing constraints to '/Users/refikyalcin/vlsi/digital/io-ring-demo/config/runs/run_1/85-openroad-detailedplacement/top.sdc'…
