Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Mon Dec  4 15:00:33 2023
| Host         : mzvic running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file arch_wrapper_timing_summary_routed.rpt -rpx arch_wrapper_timing_summary_routed.rpx
| Design       : arch_wrapper
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 118 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.497        0.000                      0                  250        0.044        0.000                      0                  250        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk                            {0.000 5.000}      10.000          100.000         
  clk_out1_arch_clk_wiz_0_0    {0.000 8.333}      16.667          60.000          
  clk_out2_arch_clk_wiz_0_0    {0.000 8.333}      16.667          60.000          
  clkfbout_arch_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin                    {0.000 5.000}      10.000          100.000         
  clk_out1_arch_clk_wiz_0_0_1  {0.000 8.333}      16.667          60.000          
  clk_out2_arch_clk_wiz_0_0_1  {0.000 8.333}      16.667          60.000          
  clkfbout_arch_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_arch_clk_wiz_0_0         12.949        0.000                      0                   60        0.176        0.000                      0                   60        7.833        0.000                       0                    35  
  clk_out2_arch_clk_wiz_0_0         11.023        0.000                      0                  172        0.187        0.000                      0                  172        7.353        0.000                       0                    87  
  clkfbout_arch_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_arch_clk_wiz_0_0_1       12.951        0.000                      0                   60        0.176        0.000                      0                   60        7.833        0.000                       0                    35  
  clk_out2_arch_clk_wiz_0_0_1       11.025        0.000                      0                  172        0.187        0.000                      0                  172        7.353        0.000                       0                    87  
  clkfbout_arch_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_arch_clk_wiz_0_0    clk_out1_arch_clk_wiz_0_0         10.497        0.000                      0                   30        0.487        0.000                      0                   30  
clk_out1_arch_clk_wiz_0_0_1  clk_out1_arch_clk_wiz_0_0         12.949        0.000                      0                   60        0.044        0.000                      0                   60  
clk_out2_arch_clk_wiz_0_0_1  clk_out1_arch_clk_wiz_0_0         10.497        0.000                      0                   30        0.487        0.000                      0                   30  
clk_out1_arch_clk_wiz_0_0    clk_out2_arch_clk_wiz_0_0         13.764        0.000                      0                   12        0.154        0.000                      0                   12  
clk_out1_arch_clk_wiz_0_0_1  clk_out2_arch_clk_wiz_0_0         13.764        0.000                      0                   12        0.154        0.000                      0                   12  
clk_out2_arch_clk_wiz_0_0_1  clk_out2_arch_clk_wiz_0_0         11.023        0.000                      0                  172        0.055        0.000                      0                  172  
clk_out1_arch_clk_wiz_0_0    clk_out1_arch_clk_wiz_0_0_1       12.949        0.000                      0                   60        0.044        0.000                      0                   60  
clk_out2_arch_clk_wiz_0_0    clk_out1_arch_clk_wiz_0_0_1       10.497        0.000                      0                   30        0.487        0.000                      0                   30  
clk_out2_arch_clk_wiz_0_0_1  clk_out1_arch_clk_wiz_0_0_1       10.498        0.000                      0                   30        0.489        0.000                      0                   30  
clk_out1_arch_clk_wiz_0_0    clk_out2_arch_clk_wiz_0_0_1       13.764        0.000                      0                   12        0.154        0.000                      0                   12  
clk_out2_arch_clk_wiz_0_0    clk_out2_arch_clk_wiz_0_0_1       11.023        0.000                      0                  172        0.055        0.000                      0                  172  
clk_out1_arch_clk_wiz_0_0_1  clk_out2_arch_clk_wiz_0_0_1       13.766        0.000                      0                   12        0.156        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0
  To Clock:  clk_out1_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.304    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.274    -0.527    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.047    -0.480    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.294    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.075    -0.474    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.321    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[8]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.023    -0.526    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.250    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[3]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.048    -0.202 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.202    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2_n_0
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.253    -0.553    
    SLICE_X64Y77         FDSE (Hold_fdse_C_D)         0.133    -0.420    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.996%)  route 0.128ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.306    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.019    -0.530    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.650%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/Q
                         net (fo=2, routed)           0.175    -0.247    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.274    -0.527    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.046    -0.481    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.023    -0.539    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[6]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.017    -0.545    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.240    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.075    -0.487    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/Q
                         net (fo=3, routed)           0.174    -0.228    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.185 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/p_0_in[2]
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.805    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.133    -0.433    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_arch_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   arch_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X64Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X64Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y78     arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y78     arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0
  To Clock:  clk_out2_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.059    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.023    

Slack (MET) :             11.348ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.080ns (21.955%)  route 3.839ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.903     4.057    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X54Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.406    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 11.348    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.407    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/Q
                         net (fo=1, routed)           0.082    -0.345    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6_n_0
    SLICE_X57Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.300    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.091    -0.487    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.168    -0.261    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.274    -0.558    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.456    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.353    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.104    -0.249 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[5]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.459    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/Q
                         net (fo=1, routed)           0.145    -0.307    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                         clock pessimism              0.239    -0.593    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.075    -0.518    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.286    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[1]
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.850    -0.805    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092    -0.459    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.550    -0.597    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.285    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    arch_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.817    -0.838    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.121    -0.464    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.581%)  route 0.168ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/Q
                         net (fo=1, routed)           0.168    -0.282    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.274    -0.558    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.047    -0.511    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.119    -0.346    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.239    -0.593    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.017    -0.576    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/Q
                         net (fo=1, routed)           0.119    -0.344    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                         clock pessimism              0.241    -0.591    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.012    -0.579    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.582    -0.565    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/Q
                         net (fo=1, routed)           0.201    -0.223    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/Q[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[6]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.425    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_arch_clk_wiz_0_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   arch_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X60Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X60Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X54Y75     arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X55Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X55Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X57Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arch_clk_wiz_0_0
  To Clock:  clkfbout_arch_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arch_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   arch_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0_1
  To Clock:  clk_out1_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.130    15.661    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.456    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.130    15.659    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.130    15.659    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.304    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.274    -0.527    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.047    -0.480    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.294    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.075    -0.474    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.321    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[8]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.252    -0.549    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.023    -0.526    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.250    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[3]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.048    -0.202 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.202    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2_n_0
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.253    -0.553    
    SLICE_X64Y77         FDSE (Hold_fdse_C_D)         0.133    -0.420    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.996%)  route 0.128ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.306    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.019    -0.530    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.650%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/Q
                         net (fo=2, routed)           0.175    -0.247    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.274    -0.527    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.046    -0.481    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.023    -0.539    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[6]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.017    -0.545    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.240    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.239    -0.562    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.075    -0.487    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/Q
                         net (fo=3, routed)           0.174    -0.228    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.185 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/p_0_in[2]
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.805    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                         clock pessimism              0.239    -0.566    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.133    -0.433    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_arch_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y17   arch_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X64Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X64Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y77     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y81     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X63Y80     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X61Y82     arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y78     arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y78     arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0_1
  To Clock:  clk_out2_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.025ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.130    15.578    
    SLICE_X56Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.061    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                         15.061    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.025    

Slack (MET) :             11.350ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.080ns (21.955%)  route 3.839ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.903     4.057    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.130    15.577    
    SLICE_X54Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.408    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 11.350    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.130    15.657    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.130    15.657    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.370ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.130    15.657    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.370    

Slack (MET) :             11.373ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.130    15.578    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.409    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                         15.409    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.373    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.130    15.577    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.372    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.130    15.577    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.372    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.130    15.577    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.372    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.504    

Slack (MET) :             11.504ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.130    15.577    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.372    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                         15.372    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/Q
                         net (fo=1, routed)           0.082    -0.345    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6_n_0
    SLICE_X57Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.300    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
                         clock pessimism              0.254    -0.578    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.091    -0.487    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.168    -0.261    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.274    -0.558    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.456    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.353    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.104    -0.249 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[5]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
                         clock pessimism              0.240    -0.566    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.459    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/Q
                         net (fo=1, routed)           0.145    -0.307    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                         clock pessimism              0.239    -0.593    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.075    -0.518    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.286    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[1]
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.850    -0.805    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092    -0.459    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.550    -0.597    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.285    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    arch_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.817    -0.838    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.121    -0.464    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.581%)  route 0.168ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/Q
                         net (fo=1, routed)           0.168    -0.282    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.274    -0.558    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.047    -0.511    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.119    -0.346    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.239    -0.593    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.017    -0.576    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/Q
                         net (fo=1, routed)           0.119    -0.344    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                         clock pessimism              0.241    -0.591    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.012    -0.579    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.582    -0.565    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/Q
                         net (fo=1, routed)           0.201    -0.223    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/Q[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[6]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                         clock pessimism              0.274    -0.532    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.425    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_arch_clk_wiz_0_0_1
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   arch_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X60Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X60Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X54Y75     arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
Min Period        n/a     FDSE/C              n/a            1.000         16.667      15.667     SLICE_X55Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y79     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X59Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.333       7.353      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X62Y78     arch_i/package_ext_0/inst/pack1_ext/FSM_sequential_state_send_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X55Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         8.333       7.833      SLICE_X57Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X56Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X54Y80     arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arch_clk_wiz_0_0_1
  To Clock:  clkfbout_arch_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arch_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   arch_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0
  To Clock:  clk_out1_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.342ns (29.884%)  route 0.802ns (70.116%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.426     0.533    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.578 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1/O
                         net (fo=1, routed)           0.000     0.578    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     0.091    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.297ns (26.417%)  route 0.827ns (73.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.451     0.558    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X64Y77         FDSE (Hold_fdse_C_S)         0.009     0.009    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0_1
  To Clock:  clk_out1_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       12.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.304    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.274    -0.527    
                         clock uncertainty            0.132    -0.395    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.047    -0.348    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.294    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.075    -0.342    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.321    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[8]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.023    -0.394    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.250    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[3]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.048    -0.202 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.202    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2_n_0
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X64Y77         FDSE (Hold_fdse_C_D)         0.133    -0.288    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.996%)  route 0.128ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.306    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.019    -0.398    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.650%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/Q
                         net (fo=2, routed)           0.175    -0.247    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.274    -0.527    
                         clock uncertainty            0.132    -0.395    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.046    -0.349    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.023    -0.407    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[6]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.017    -0.413    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.240    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.075    -0.355    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/Q
                         net (fo=3, routed)           0.174    -0.228    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.185 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/p_0_in[2]
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.805    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.133    -0.301    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0_1
  To Clock:  clk_out1_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.342ns (29.884%)  route 0.802ns (70.116%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.426     0.533    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.578 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1/O
                         net (fo=1, routed)           0.000     0.578    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     0.091    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.297ns (26.417%)  route 0.827ns (73.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.451     0.558    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X64Y77         FDSE (Hold_fdse_C_S)         0.009     0.009    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0
  To Clock:  clk_out2_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.419ns (18.923%)  route 1.795ns (81.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/Q
                         net (fo=1, routed)           1.795     1.362    arch_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.232    15.126    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.806%)  route 1.846ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           1.846     1.448    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.105    15.253    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.836ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.419ns (19.535%)  route 1.726ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           1.726     1.293    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.231    15.129    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 13.836    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.206%)  route 1.801ns (79.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           1.801     1.405    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.077    15.281    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.456ns (20.805%)  route 1.736ns (79.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/Q
                         net (fo=1, routed)           1.736     1.340    arch_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.108    15.250    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.160%)  route 1.472ns (77.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           1.472     1.039    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)       -0.278    15.083    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.777%)  route 1.638ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           1.638     1.240    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.056    15.302    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.419ns (21.785%)  route 1.504ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           1.504     1.071    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.222    15.138    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.335%)  route 1.586ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           1.586     1.190    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.103    15.258    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.279%)  route 1.591ns (77.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           1.591     1.193    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.095    15.263    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 14.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.954%)  route 0.644ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/Q
                         net (fo=1, routed)           0.644     0.223    arch_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.063     0.069    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.927%)  route 0.692ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           0.692     0.270    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.090     0.094    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.412%)  route 0.669ns (82.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.669     0.247    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.046     0.050    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.995%)  route 0.689ns (83.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           0.689     0.268    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.059     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.478%)  route 0.649ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           0.649     0.215    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.006     0.012    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.582%)  route 0.709ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/Q
                         net (fo=1, routed)           0.709     0.287    arch_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.072     0.076    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           0.680     0.246    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.021     0.026    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.627%)  route 0.761ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           0.761     0.339    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.061     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.128ns (14.481%)  route 0.756ns (85.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           0.756     0.322    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.037     0.042    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.247%)  route 0.784ns (84.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           0.784     0.363    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.063     0.067    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0_1
  To Clock:  clk_out2_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.419ns (18.923%)  route 1.795ns (81.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/Q
                         net (fo=1, routed)           1.795     1.362    arch_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.232    15.126    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.806%)  route 1.846ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           1.846     1.448    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.105    15.253    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.836ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.419ns (19.535%)  route 1.726ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           1.726     1.293    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.231    15.129    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 13.836    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.206%)  route 1.801ns (79.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           1.801     1.405    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.077    15.281    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.456ns (20.805%)  route 1.736ns (79.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/Q
                         net (fo=1, routed)           1.736     1.340    arch_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.108    15.250    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.160%)  route 1.472ns (77.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           1.472     1.039    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)       -0.278    15.083    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.777%)  route 1.638ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           1.638     1.240    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.056    15.302    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.419ns (21.785%)  route 1.504ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           1.504     1.071    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.222    15.138    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.335%)  route 1.586ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           1.586     1.190    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.103    15.258    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.279%)  route 1.591ns (77.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           1.591     1.193    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.095    15.263    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 14.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.954%)  route 0.644ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/Q
                         net (fo=1, routed)           0.644     0.223    arch_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.063     0.069    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.927%)  route 0.692ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           0.692     0.270    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.090     0.094    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.412%)  route 0.669ns (82.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.669     0.247    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.046     0.050    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.995%)  route 0.689ns (83.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           0.689     0.268    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.059     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.478%)  route 0.649ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           0.649     0.215    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.006     0.012    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.582%)  route 0.709ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/Q
                         net (fo=1, routed)           0.709     0.287    arch_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.072     0.076    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           0.680     0.246    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.021     0.026    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.627%)  route 0.761ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           0.761     0.339    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.061     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.128ns (14.481%)  route 0.756ns (85.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           0.756     0.322    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.037     0.042    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.247%)  route 0.784ns (84.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           0.784     0.363    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.063     0.067    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0_1
  To Clock:  clk_out2_arch_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.059    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.023    

Slack (MET) :             11.348ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.080ns (21.955%)  route 3.839ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.903     4.057    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X54Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.406    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 11.348    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.407    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/Q
                         net (fo=1, routed)           0.082    -0.345    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6_n_0
    SLICE_X57Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.300    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.091    -0.355    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.168    -0.261    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.324    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.353    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.104    -0.249 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[5]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.327    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/Q
                         net (fo=1, routed)           0.145    -0.307    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.075    -0.386    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.286    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[1]
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.850    -0.805    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092    -0.327    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.550    -0.597    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.285    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    arch_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.817    -0.838    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.121    -0.332    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.581%)  route 0.168ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/Q
                         net (fo=1, routed)           0.168    -0.282    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.047    -0.379    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.119    -0.346    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.017    -0.444    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/Q
                         net (fo=1, routed)           0.119    -0.344    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                         clock pessimism              0.241    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.012    -0.447    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.582    -0.565    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/Q
                         net (fo=1, routed)           0.201    -0.223    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/Q[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[6]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                         clock pessimism              0.274    -0.532    
                         clock uncertainty            0.132    -0.400    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.293    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0
  To Clock:  clk_out1_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             12.949ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.704ns (20.924%)  route 2.660ns (79.076%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.775     2.505    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                         clock pessimism              0.578    15.791    
                         clock uncertainty           -0.132    15.659    
    SLICE_X62Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.454    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]
  -------------------------------------------------------------------
                         required time                         15.454    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                 12.949    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    

Slack (MET) :             13.088ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.224ns  (logic 0.704ns (21.839%)  route 2.520ns (78.161%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.860ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.607    -0.860    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.456    -0.404 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/Q
                         net (fo=9, routed)           1.196     0.792    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[0]
    SLICE_X64Y77         LUT4 (Prop_lut4_I2_O)        0.124     0.916 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2/O
                         net (fo=1, routed)           0.689     1.606    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_2_n_0
    SLICE_X64Y77         LUT5 (Prop_lut5_I2_O)        0.124     1.730 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.634     2.364    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.496    15.211    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.578    15.789    
                         clock uncertainty           -0.132    15.657    
    SLICE_X63Y81         FDRE (Setup_fdre_C_CE)      -0.205    15.452    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                         15.452    
                         arrival time                          -2.364    
  -------------------------------------------------------------------
                         slack                                 13.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.376%)  route 0.118ns (45.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/Q
                         net (fo=1, routed)           0.118    -0.304    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                         clock pessimism              0.274    -0.527    
                         clock uncertainty            0.132    -0.395    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.047    -0.348    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.664%)  route 0.127ns (47.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.127    -0.294    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.075    -0.342    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.321    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[8]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                         clock pessimism              0.252    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.023    -0.394    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.189ns (51.864%)  route 0.175ns (48.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/Q
                         net (fo=6, routed)           0.175    -0.250    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg_n_0_[3]
    SLICE_X64Y77         LUT5 (Prop_lut5_I0_O)        0.048    -0.202 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2/O
                         net (fo=1, routed)           0.000    -0.202    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_i_2_n_0
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X64Y77         FDSE (Hold_fdse_C_D)         0.133    -0.288    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.996%)  route 0.128ns (50.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.128    -0.306    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.132    -0.417    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.019    -0.398    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.650%)  route 0.175ns (55.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/Q
                         net (fo=2, routed)           0.175    -0.247    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[10]
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                         clock pessimism              0.274    -0.527    
                         clock uncertainty            0.132    -0.395    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.046    -0.349    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[7]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.023    -0.407    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.625%)  route 0.135ns (51.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/Q
                         net (fo=2, routed)           0.135    -0.299    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[6]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.017    -0.413    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.769%)  route 0.181ns (56.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/Q
                         net (fo=2, routed)           0.181    -0.240    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/p_0_in[5]
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.801    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.239    -0.562    
                         clock uncertainty            0.132    -0.430    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.075    -0.355    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.581    -0.566    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/Q
                         net (fo=3, routed)           0.174    -0.228    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]
    SLICE_X64Y78         LUT3 (Prop_lut3_I2_O)        0.043    -0.185 r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.185    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/p_0_in[2]
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.850    -0.805    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/clk
    SLICE_X64Y78         FDRE                                         r  arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]/C
                         clock pessimism              0.239    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.133    -0.301    arch_i/SDC_CLL_clk_box_0_0_0/inst/inst/clk_divClk1/cont_reg[2]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0
  To Clock:  clk_out1_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.487ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.252    15.359    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.154    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.497    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    

Slack (MET) :             10.659ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.155    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.342ns (29.884%)  route 0.802ns (70.116%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.426     0.533    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.578 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1/O
                         net (fo=1, routed)           0.000     0.578    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     0.091    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.018    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.297ns (26.417%)  route 0.827ns (73.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.451     0.558    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.252     0.000    
    SLICE_X64Y77         FDSE (Hold_fdse_C_S)         0.009     0.009    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.035    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0_1
  To Clock:  clk_out1_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       10.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.250    15.361    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.156    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.312ns (23.792%)  route 4.202ns (76.208%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.792     4.657    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.497    15.212    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X61Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]/C
                         clock pessimism              0.399    15.611    
                         clock uncertainty           -0.250    15.361    
    SLICE_X61Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.156    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -4.657    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[3]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[5]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    

Slack (MET) :             10.661ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.353ns  (logic 1.312ns (24.509%)  route 4.041ns (75.491%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.610    -0.857    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[14]/Q
                         net (fo=3, routed)           1.023     0.622    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[14]
    SLICE_X59Y78         LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4/O
                         net (fo=5, routed)           0.616     1.362    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_4_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I2_O)        0.153     1.515 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.348     1.863    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.331     2.194 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.833     3.027    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT6 (Prop_lut6_I5_O)        0.124     3.151 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2/O
                         net (fo=1, routed)           0.590     3.741    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_2_n_0
    SLICE_X64Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift[10]_i_1/O
                         net (fo=11, routed)          0.631     4.496    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_0
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    15.213    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X63Y82         FDRE (Setup_fdre_C_CE)      -0.205    15.157    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -4.496    
  -------------------------------------------------------------------
                         slack                                 10.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.342ns (29.884%)  route 0.802ns (70.116%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.426     0.533    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.578 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1/O
                         net (fo=1, routed)           0.000     0.578    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X63Y77         FDRE (Hold_fdre_C_D)         0.091     0.090    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/SCLK_reg
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.019    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.019    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.019    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.019    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.297ns (27.865%)  route 0.769ns (72.135%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.392     0.500    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X65Y77         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X65Y77         FDRE (Hold_fdre_C_R)        -0.018    -0.019    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.297ns (26.417%)  route 0.827ns (73.583%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.451     0.558    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.849    -0.806    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X64Y77         FDSE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg/C
                         clock pessimism              0.555    -0.252    
                         clock uncertainty            0.250    -0.001    
    SLICE_X64Y77         FDSE (Hold_fdse_C_S)         0.009     0.008    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/CS_reg
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.036    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.036    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.342ns (27.411%)  route 0.906ns (72.589%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[16]/Q
                         net (fo=5, routed)           0.234    -0.192    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[16]
    SLICE_X60Y78         LUT5 (Prop_lut5_I0_O)        0.043    -0.149 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2/O
                         net (fo=3, routed)           0.143    -0.006    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0_i_2_n_0
    SLICE_X60Y77         LUT3 (Prop_lut3_I2_O)        0.113     0.107 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/send_INST_0/O
                         net (fo=15, routed)          0.304     0.412    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/start
    SLICE_X64Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.457 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1/O
                         net (fo=12, routed)          0.225     0.682    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0[11]_i_1_n_0
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.802    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X63Y81         FDRE (Hold_fdre_C_CE)       -0.039    -0.036    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.036    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0
  To Clock:  clk_out2_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.764ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.419ns (18.923%)  route 1.795ns (81.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/Q
                         net (fo=1, routed)           1.795     1.362    arch_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.232    15.126    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 13.764    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.806%)  route 1.846ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           1.846     1.448    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.105    15.253    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.253    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.836ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.419ns (19.535%)  route 1.726ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           1.726     1.293    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.231    15.129    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 13.836    

Slack (MET) :             13.876ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.206%)  route 1.801ns (79.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           1.801     1.405    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.077    15.281    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 13.876    

Slack (MET) :             13.910ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.456ns (20.805%)  route 1.736ns (79.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/Q
                         net (fo=1, routed)           1.736     1.340    arch_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.108    15.250    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 13.910    

Slack (MET) :             14.044ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.160%)  route 1.472ns (77.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           1.472     1.039    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)       -0.278    15.083    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 14.044    

Slack (MET) :             14.062ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.777%)  route 1.638ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           1.638     1.240    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.056    15.302    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 14.062    

Slack (MET) :             14.067ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.419ns (21.785%)  route 1.504ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           1.504     1.071    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.252    15.360    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.222    15.138    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 14.067    

Slack (MET) :             14.068ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.335%)  route 1.586ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           1.586     1.190    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.252    15.361    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.103    15.258    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 14.068    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.279%)  route 1.591ns (77.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           1.591     1.193    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.252    15.358    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.095    15.263    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 14.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.954%)  route 0.644ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/Q
                         net (fo=1, routed)           0.644     0.223    arch_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.063     0.069    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.927%)  route 0.692ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           0.692     0.270    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.090     0.094    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.412%)  route 0.669ns (82.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.669     0.247    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.046     0.050    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.995%)  route 0.689ns (83.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           0.689     0.268    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.059     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.478%)  route 0.649ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           0.649     0.215    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.252     0.006    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.006     0.012    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.582%)  route 0.709ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/Q
                         net (fo=1, routed)           0.709     0.287    arch_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.072     0.076    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           0.680     0.246    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.021     0.026    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.026    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.627%)  route 0.761ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           0.761     0.339    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.061     0.065    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.128ns (14.481%)  route 0.756ns (85.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           0.756     0.322    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.252     0.005    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.037     0.042    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.247%)  route 0.784ns (84.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           0.784     0.363    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.252     0.004    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.063     0.067    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_arch_clk_wiz_0_0
  To Clock:  clk_out2_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.023ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    15.059    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.023    

Slack (MET) :             11.348ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.919ns  (logic 1.080ns (21.955%)  route 3.839ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.903     4.057    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X54Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.406    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]
  -------------------------------------------------------------------
                         required time                         15.406    
                         arrival time                          -4.057    
  -------------------------------------------------------------------
                         slack                                 11.348    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[8]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.368ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.080ns (21.848%)  route 3.863ns (78.152%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 15.209 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.927     4.081    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.494    15.209    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]/C
                         clock pessimism              0.578    15.787    
                         clock uncertainty           -0.132    15.655    
    SLICE_X59Y80         FDRE (Setup_fdre_C_CE)      -0.205    15.450    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[9]
  -------------------------------------------------------------------
                         required time                         15.450    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                 11.368    

Slack (MET) :             11.371ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.898ns  (logic 1.080ns (22.052%)  route 3.818ns (77.948%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 15.144 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.882     4.036    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.429    15.144    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                         clock pessimism              0.564    15.708    
                         clock uncertainty           -0.132    15.576    
    SLICE_X56Y80         FDRE (Setup_fdre_C_CE)      -0.169    15.407    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                         15.407    
                         arrival time                          -4.036    
  -------------------------------------------------------------------
                         slack                                 11.371    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_3
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    

Slack (MET) :             11.502ns  (required time - arrival time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.730ns  (logic 1.080ns (22.833%)  route 3.650ns (77.167%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 15.143 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.605    -0.862    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/clk
    SLICE_X58Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.406 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg[3]/Q
                         net (fo=5, routed)           1.136     0.730    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/cont_reg_n_0_[3]
    SLICE_X60Y77         LUT4 (Prop_lut4_I3_O)        0.152     0.882 f  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8/O
                         net (fo=1, routed)           0.584     1.467    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_8_n_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.348     1.815 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_3/O
                         net (fo=27, routed)          1.215     3.030    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/SR[0]
    SLICE_X55Y75         LUT5 (Prop_lut5_I4_O)        0.124     3.154 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]_i_2/O
                         net (fo=22, routed)          0.714     3.868    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0_n_1
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.428    15.143    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                         clock pessimism              0.564    15.707    
                         clock uncertainty           -0.132    15.575    
    SLICE_X55Y80         FDSE (Setup_fdse_C_CE)      -0.205    15.370    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4
  -------------------------------------------------------------------
                         required time                         15.370    
                         arrival time                          -3.868    
  -------------------------------------------------------------------
                         slack                                 11.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6/Q
                         net (fo=1, routed)           0.082    -0.345    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[11]_inst_pack1_ext_TX0_data_shift_reg_s_6_n_0
    SLICE_X57Y80         LUT2 (Prop_lut2_I0_O)        0.045    -0.300 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate/O
                         net (fo=1, routed)           0.000    -0.300    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_gate_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]/C
                         clock pessimism              0.254    -0.578    
                         clock uncertainty            0.132    -0.446    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.091    -0.355    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[10]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.354%)  route 0.168ns (50.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[19]/Q
                         net (fo=1, routed)           0.168    -0.261    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift[19]
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X56Y80         SRL16E                                       r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5/CLK
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X56Y80         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.324    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[12]_srl7____inst_pack1_ext_TX0_data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/Q
                         net (fo=1, routed)           0.086    -0.353    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.104    -0.249 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[5]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]/C
                         clock pessimism              0.240    -0.566    
                         clock uncertainty            0.132    -0.434    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.327    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[5]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4/Q
                         net (fo=1, routed)           0.145    -0.307    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_4_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.075    -0.386    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.200%)  route 0.139ns (42.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.581    -0.566    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.286    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[1]
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.850    -0.805    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y80         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.132    -0.419    
    SLICE_X59Y80         FDRE (Hold_fdre_C_D)         0.092    -0.327    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.550    -0.597    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y76         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[0]/Q
                         net (fo=7, routed)           0.148    -0.285    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg__0[0]
    SLICE_X54Y75         LUT6 (Prop_lut6_I2_O)        0.045    -0.240 r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    arch_i/package_ext_0/inst/pack1_ext/TX0/p_0_in__2[5]
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.817    -0.838    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X54Y75         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]/C
                         clock pessimism              0.253    -0.585    
                         clock uncertainty            0.132    -0.453    
    SLICE_X54Y75         FDRE (Hold_fdre_C_D)         0.121    -0.332    arch_i/package_ext_0/inst/pack1_ext/TX0/cont_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.581%)  route 0.168ns (54.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.141    -0.450 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1/Q
                         net (fo=1, routed)           0.168    -0.282    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_1_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2/C
                         clock pessimism              0.274    -0.558    
                         clock uncertainty            0.132    -0.426    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.047    -0.379    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_2
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.554    -0.593    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5/Q
                         net (fo=1, routed)           0.119    -0.346    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_5_n_0
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X55Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6/C
                         clock pessimism              0.239    -0.593    
                         clock uncertainty            0.132    -0.461    
    SLICE_X55Y80         FDSE (Hold_fdse_C_D)         0.017    -0.444    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_6
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.556    -0.591    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDSE (Prop_fdse_C_Q)         0.128    -0.463 r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s/Q
                         net (fo=1, routed)           0.119    -0.344    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_n_0
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.822    -0.832    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X57Y80         FDSE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0/C
                         clock pessimism              0.241    -0.591    
                         clock uncertainty            0.132    -0.459    
    SLICE_X57Y80         FDSE (Hold_fdse_C_D)         0.012    -0.447    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg_s_0
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out2_arch_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.254ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_arch_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.582    -0.565    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  arch_i/package_ext_0/inst/pack1_ext/data_out_reg[4]/Q
                         net (fo=1, routed)           0.201    -0.223    arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/Q[4]
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.045    -0.178 r  arch_i/package_ext_0/inst/pack1_ext/TX0/dut0/data_shift[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    arch_i/package_ext_0/inst/pack1_ext/TX0/p_1_in[6]
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.849    -0.806    arch_i/package_ext_0/inst/pack1_ext/TX0/clk
    SLICE_X59Y79         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]/C
                         clock pessimism              0.274    -0.532    
                         clock uncertainty            0.132    -0.400    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.107    -0.293    arch_i/package_ext_0/inst/pack1_ext/TX0/data_shift_reg[6]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_arch_clk_wiz_0_0_1
  To Clock:  clk_out2_arch_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.214ns  (logic 0.419ns (18.923%)  route 1.795ns (81.077%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[8]/Q
                         net (fo=1, routed)           1.795     1.362    arch_i/package_ext_0/inst/pack1_ext/in_01[8]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.232    15.128    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             13.807ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.456ns (19.806%)  route 1.846ns (80.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           1.846     1.448    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.105    15.255    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 13.807    

Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.145ns  (logic 0.419ns (19.535%)  route 1.726ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           1.726     1.293    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.231    15.131    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                          -1.293    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             13.878ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 0.456ns (20.206%)  route 1.801ns (79.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           1.801     1.405    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.077    15.283    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 13.878    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.456ns (20.805%)  route 1.736ns (79.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[4]/Q
                         net (fo=1, routed)           1.736     1.340    arch_i/package_ext_0/inst/pack1_ext/in_01[4]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.108    15.252    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[4]
  -------------------------------------------------------------------
                         required time                         15.252    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             14.046ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.419ns (22.160%)  route 1.472ns (77.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           1.472     1.039    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.250    15.363    
    SLICE_X62Y83         FDRE (Setup_fdre_C_D)       -0.278    15.085    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -1.039    
  -------------------------------------------------------------------
                         slack                                 14.046    

Slack (MET) :             14.064ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.456ns (21.777%)  route 1.638ns (78.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           1.638     1.240    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.056    15.304    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                 14.064    

Slack (MET) :             14.069ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.419ns (21.785%)  route 1.504ns (78.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.419    -0.433 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           1.504     1.071    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.498    15.213    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.399    15.612    
                         clock uncertainty           -0.250    15.362    
    SLICE_X64Y82         FDRE (Setup_fdre_C_D)       -0.222    15.140    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                 14.069    

Slack (MET) :             14.070ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 0.456ns (22.335%)  route 1.586ns (77.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 15.214 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.615    -0.852    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.396 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           1.586     1.190    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.499    15.214    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.399    15.613    
                         clock uncertainty           -0.250    15.363    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.103    15.260    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                          -1.190    
  -------------------------------------------------------------------
                         slack                                 14.070    

Slack (MET) :             14.072ns  (required time - arrival time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_arch_clk_wiz_0_0_1 rise@16.667ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.456ns (22.279%)  route 1.591ns (77.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.613    -0.854    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           1.591     1.193    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    18.085 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.247    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    12.043 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    13.624    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.715 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          1.496    15.211    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.399    15.610    
                         clock uncertainty           -0.250    15.360    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.095    15.265    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 14.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.954%)  route 0.644ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[3]/Q
                         net (fo=1, routed)           0.644     0.223    arch_i/package_ext_0/inst/pack1_ext/in_01[3]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.250     0.005    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.063     0.068    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.068    
                         arrival time                           0.223    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.141ns (16.927%)  route 0.692ns (83.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[1]/Q
                         net (fo=1, routed)           0.692     0.270    arch_i/package_ext_0/inst/pack1_ext/in_01[1]
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X64Y81         FDRE (Hold_fdre_C_D)         0.090     0.093    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.141ns (17.412%)  route 0.669ns (82.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[0]/Q
                         net (fo=1, routed)           0.669     0.247    arch_i/package_ext_0/inst/pack1_ext/in_01[0]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.046     0.049    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.141ns (16.995%)  route 0.689ns (83.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[10]/Q
                         net (fo=1, routed)           0.689     0.268    arch_i/package_ext_0/inst/pack1_ext/in_01[10]
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X63Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.250     0.005    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.059     0.064    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.128ns (16.478%)  route 0.649ns (83.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[9]/Q
                         net (fo=1, routed)           0.649     0.215    arch_i/package_ext_0/inst/pack1_ext/in_01[9]
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.855    -0.800    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y83         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.250     0.005    
    SLICE_X62Y83         FDRE (Hold_fdre_C_D)         0.006     0.011    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.141ns (16.582%)  route 0.709ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[7]/Q
                         net (fo=1, routed)           0.709     0.287    arch_i/package_ext_0/inst/pack1_ext/in_01[7]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.072     0.075    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.128ns (15.835%)  route 0.680ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[5]/Q
                         net (fo=1, routed)           0.680     0.246    arch_i/package_ext_0/inst/pack1_ext/in_01[5]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.250     0.004    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.021     0.025    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.025    
                         arrival time                           0.246    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.627%)  route 0.761ns (84.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.584    -0.563    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X63Y81         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[2]/Q
                         net (fo=1, routed)           0.761     0.339    arch_i/package_ext_0/inst/pack1_ext/in_01[2]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.061     0.064    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.128ns (14.481%)  route 0.756ns (85.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.128    -0.434 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[6]/Q
                         net (fo=1, routed)           0.756     0.322    arch_i/package_ext_0/inst/pack1_ext/in_01[6]
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.854    -0.801    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X64Y82         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]/C
                         clock pessimism              0.555    -0.247    
                         clock uncertainty            0.250     0.004    
    SLICE_X64Y82         FDRE (Hold_fdre_C_D)         0.037     0.041    arch_i/package_ext_0/inst/pack1_ext/in_01_lsB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_arch_clk_wiz_0_0_1  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_arch_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_arch_clk_wiz_0_0_1 rise@0.000ns - clk_out1_arch_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.247%)  route 0.784ns (84.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    arch_i/clk_wiz_0/inst/clk_out1_arch_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  arch_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.562    arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/clk
    SLICE_X62Y82         FDRE                                         r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  arch_i/SDC_CLL_AD1_driver_v_0_2_0/inst/inst/AD1/data0_reg[11]/Q
                         net (fo=1, routed)           0.784     0.363    arch_i/package_ext_0/inst/pack1_ext/in_01[11]
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_arch_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    arch_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  arch_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    arch_i/clk_wiz_0/inst/clk_in1_arch_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  arch_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    arch_i/clk_wiz_0/inst/clk_out2_arch_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  arch_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=85, routed)          0.853    -0.802    arch_i/package_ext_0/inst/pack1_ext/clk
    SLICE_X62Y81         FDRE                                         r  arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]/C
                         clock pessimism              0.555    -0.248    
                         clock uncertainty            0.250     0.003    
    SLICE_X62Y81         FDRE (Hold_fdre_C_D)         0.063     0.066    arch_i/package_ext_0/inst/pack1_ext/in_01_msB_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.363    
  -------------------------------------------------------------------
                         slack                                  0.297    





