OpenROAD 0889970d1790a2617e69f253221b8bd7626e51dc 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/pipelined_multiplier/runs/RUN_2024.05.27_20.56.28/tmp/routing/25-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/satvik/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/pipelined_multiplier/src/Pipelined_multiplier.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   pipelined_multiplier
Die area:                 ( 0 0 ) ( 101095 111815 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1191
Number of terminals:      36
Number of snets:          2
Number of nets:           457

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 142.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 16145.
[INFO DRT-0033] mcon shape region query size = 13110.
[INFO DRT-0033] met1 shape region query size = 2904.
[INFO DRT-0033] via shape region query size = 680.
[INFO DRT-0033] met2 shape region query size = 420.
[INFO DRT-0033] via2 shape region query size = 544.
[INFO DRT-0033] met3 shape region query size = 430.
[INFO DRT-0033] via3 shape region query size = 544.
[INFO DRT-0033] met4 shape region query size = 184.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0078]   Complete 454 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 124 unique inst patterns.
[INFO DRT-0084]   Complete 284 groups.
#scanned instances     = 1191
#unique  instances     = 142
#stdCellGenAp          = 3506
#stdCellValidPlanarAp  = 8
#stdCellValidViaAp     = 2746
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1468
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:15, elapsed time = 00:00:07, memory = 109.40 (MB), peak = 109.40 (MB)

Number of guides:     2688

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 16 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1046.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 689.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 332.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 22.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1378 vertical wires in 1 frboxes and 711 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 107 vertical wires in 1 frboxes and 195 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 109.89 (MB), peak = 114.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 110.02 (MB), peak = 114.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 122.99 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 124.89 (MB).
    Completing 30% with 21 violations.
    elapsed time = 00:00:01, memory = 134.91 (MB).
    Completing 40% with 50 violations.
    elapsed time = 00:00:01, memory = 144.29 (MB).
    Completing 50% with 50 violations.
    elapsed time = 00:00:02, memory = 144.29 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:03, memory = 144.37 (MB).
[INFO DRT-0199]   Number of violations = 154.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        7     30      4      6
Recheck              0     20     15      0
Short                0     71      1      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 478.37 (MB), peak = 478.37 (MB)
Total wire length = 6562 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3591 um.
Total wire length on LAYER met2 = 2893 um.
Total wire length on LAYER met3 = 77 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2674.
Up-via summary (total 2674):.

-----------------------
 FR_MASTERSLICE       0
            li1    1454
           met1    1198
           met2      22
           met3       0
           met4       0
-----------------------
                   2674


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 154 violations.
    elapsed time = 00:00:00, memory = 481.49 (MB).
    Completing 20% with 154 violations.
    elapsed time = 00:00:00, memory = 482.49 (MB).
    Completing 30% with 154 violations.
    elapsed time = 00:00:00, memory = 483.74 (MB).
    Completing 40% with 154 violations.
    elapsed time = 00:00:00, memory = 483.74 (MB).
    Completing 50% with 149 violations.
    elapsed time = 00:00:00, memory = 495.37 (MB).
    Completing 60% with 149 violations.
    elapsed time = 00:00:00, memory = 501.74 (MB).
    Completing 70% with 141 violations.
    elapsed time = 00:00:01, memory = 501.74 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:01, memory = 501.74 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:02, memory = 518.74 (MB).
    Completing 100% with 70 violations.
    elapsed time = 00:00:02, memory = 476.37 (MB).
[INFO DRT-0199]   Number of violations = 70.
Viol/Layer        met1   met2   met3
Metal Spacing       18      2      4
Short               45      1      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 476.37 (MB), peak = 518.74 (MB)
Total wire length = 6520 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3541 um.
Total wire length on LAYER met2 = 2901 um.
Total wire length on LAYER met3 = 77 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2676.
Up-via summary (total 2676):.

-----------------------
 FR_MASTERSLICE       0
            li1    1452
           met1    1202
           met2      22
           met3       0
           met4       0
-----------------------
                   2676


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 70 violations.
    elapsed time = 00:00:00, memory = 476.37 (MB).
    Completing 20% with 70 violations.
    elapsed time = 00:00:00, memory = 476.37 (MB).
    Completing 30% with 70 violations.
    elapsed time = 00:00:00, memory = 487.99 (MB).
    Completing 40% with 70 violations.
    elapsed time = 00:00:00, memory = 493.49 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:00, memory = 493.49 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:00, memory = 493.49 (MB).
    Completing 70% with 77 violations.
    elapsed time = 00:00:00, memory = 493.49 (MB).
    Completing 80% with 77 violations.
    elapsed time = 00:00:01, memory = 493.49 (MB).
    Completing 90% with 63 violations.
    elapsed time = 00:00:03, memory = 499.03 (MB).
    Completing 100% with 59 violations.
    elapsed time = 00:00:03, memory = 499.03 (MB).
[INFO DRT-0199]   Number of violations = 59.
Viol/Layer        met1   met2   met3
Metal Spacing       15      1      9
Short               31      3      0
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 499.03 (MB), peak = 518.87 (MB)
Total wire length = 6504 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3572 um.
Total wire length on LAYER met2 = 2846 um.
Total wire length on LAYER met3 = 85 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2686.
Up-via summary (total 2686):.

-----------------------
 FR_MASTERSLICE       0
            li1    1452
           met1    1210
           met2      24
           met3       0
           met4       0
-----------------------
                   2686


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 59 violations.
    elapsed time = 00:00:00, memory = 499.03 (MB).
    Completing 20% with 59 violations.
    elapsed time = 00:00:00, memory = 499.03 (MB).
    Completing 30% with 36 violations.
    elapsed time = 00:00:01, memory = 515.03 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 475.58 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 475.58 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:01, memory = 514.45 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 514.45 (MB), peak = 518.87 (MB)
Total wire length = 6524 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3541 um.
Total wire length on LAYER met2 = 2889 um.
Total wire length on LAYER met3 = 91 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2692.
Up-via summary (total 2692):.

-----------------------
 FR_MASTERSLICE       0
            li1    1452
           met1    1213
           met2      25
           met3       2
           met4       0
-----------------------
                   2692


[INFO DRT-0198] Complete detail routing.
Total wire length = 6524 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 3541 um.
Total wire length on LAYER met2 = 2889 um.
Total wire length on LAYER met3 = 91 um.
Total wire length on LAYER met4 = 2 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2692.
Up-via summary (total 2692):.

-----------------------
 FR_MASTERSLICE       0
            li1    1452
           met1    1213
           met2      25
           met3       2
           met4       0
-----------------------
                   2692


[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:11, memory = 514.45 (MB), peak = 518.87 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/pipelined_multiplier/runs/RUN_2024.05.27_20.56.28/results/routing/pipelined_multiplier.odb'…
Writing netlist to '/openlane/designs/pipelined_multiplier/runs/RUN_2024.05.27_20.56.28/results/routing/pipelined_multiplier.nl.v'…
Writing powered netlist to '/openlane/designs/pipelined_multiplier/runs/RUN_2024.05.27_20.56.28/results/routing/pipelined_multiplier.pnl.v'…
Writing layout to '/openlane/designs/pipelined_multiplier/runs/RUN_2024.05.27_20.56.28/results/routing/pipelined_multiplier.def'…
