--
--	Conversion of stendo_MIS.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sat Jul 28 18:12:06 2018
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_20 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_37 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_38 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_34 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_25 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_33 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
TERMINAL Net_61 : bit;
TERMINAL Net_59 : bit;
SIGNAL tmpOE__SW1_LED2_net_0 : bit;
SIGNAL tmpFB_0__SW1_LED2_net_0 : bit;
SIGNAL tmpIO_0__SW1_LED2_net_0 : bit;
TERMINAL tmpSIOVREF__SW1_LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW1_LED2_net_0 : bit;
SIGNAL tmpOE__ctrl_in5_net_0 : bit;
SIGNAL tmpFB_0__ctrl_in5_net_0 : bit;
SIGNAL tmpIO_0__ctrl_in5_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_in5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_in5_net_0 : bit;
SIGNAL tmpOE__ctrl_in4_net_0 : bit;
SIGNAL tmpFB_0__ctrl_in4_net_0 : bit;
SIGNAL tmpIO_0__ctrl_in4_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_in4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_in4_net_0 : bit;
SIGNAL tmpOE__ctrl_in3_net_0 : bit;
SIGNAL tmpFB_0__ctrl_in3_net_0 : bit;
SIGNAL tmpIO_0__ctrl_in3_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_in3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_in3_net_0 : bit;
SIGNAL tmpOE__ctrl_in2_net_0 : bit;
SIGNAL tmpFB_0__ctrl_in2_net_0 : bit;
SIGNAL tmpIO_0__ctrl_in2_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_in2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_in2_net_0 : bit;
SIGNAL tmpOE__DIO4_net_0 : bit;
SIGNAL MIS_IN4 : bit;
SIGNAL tmpIO_0__DIO4_net_0 : bit;
TERMINAL tmpSIOVREF__DIO4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO4_net_0 : bit;
SIGNAL tmpOE__DIO3_net_0 : bit;
SIGNAL MIS_IN3 : bit;
SIGNAL tmpIO_0__DIO3_net_0 : bit;
TERMINAL tmpSIOVREF__DIO3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO3_net_0 : bit;
SIGNAL tmpOE__ADR0_net_0 : bit;
SIGNAL tmpFB_0__ADR0_net_0 : bit;
SIGNAL tmpIO_0__ADR0_net_0 : bit;
TERMINAL tmpSIOVREF__ADR0_net_0 : bit;
TERMINAL Net_2164 : bit;
SIGNAL tmpINTERRUPT_0__ADR0_net_0 : bit;
SIGNAL tmpOE__ADR1_net_0 : bit;
SIGNAL tmpFB_0__ADR1_net_0 : bit;
SIGNAL tmpIO_0__ADR1_net_0 : bit;
TERMINAL tmpSIOVREF__ADR1_net_0 : bit;
TERMINAL Net_2206 : bit;
SIGNAL tmpINTERRUPT_0__ADR1_net_0 : bit;
TERMINAL Net_2950 : bit;
TERMINAL Net_2951 : bit;
SIGNAL tmpOE__mst_clk_net_0 : bit;
SIGNAL Net_3057 : bit;
SIGNAL tmpFB_0__mst_clk_net_0 : bit;
SIGNAL tmpIO_0__mst_clk_net_0 : bit;
TERMINAL tmpSIOVREF__mst_clk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mst_clk_net_0 : bit;
SIGNAL tmpOE__mst_cs_net_0 : bit;
SIGNAL Net_2902 : bit;
SIGNAL tmpFB_0__mst_cs_net_0 : bit;
SIGNAL tmpIO_0__mst_cs_net_0 : bit;
TERMINAL tmpSIOVREF__mst_cs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mst_cs_net_0 : bit;
SIGNAL tmpOE__mst_mosi_net_0 : bit;
SIGNAL Net_3056 : bit;
SIGNAL tmpFB_0__mst_mosi_net_0 : bit;
SIGNAL tmpIO_0__mst_mosi_net_0 : bit;
TERMINAL tmpSIOVREF__mst_mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mst_mosi_net_0 : bit;
SIGNAL tmpOE__mst_miso_net_0 : bit;
SIGNAL Net_3055 : bit;
SIGNAL tmpIO_0__mst_miso_net_0 : bit;
TERMINAL tmpSIOVREF__mst_miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__mst_miso_net_0 : bit;
SIGNAL tmpOE__ctrl_out4_net_0 : bit;
SIGNAL Net_2266 : bit;
SIGNAL tmpFB_0__ctrl_out4_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out4_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out4_net_0 : bit;
SIGNAL tmpOE__ctrl_out0_net_0 : bit;
SIGNAL MIS_IN1 : bit;
SIGNAL tmpFB_0__ctrl_out0_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out0_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out0_net_0 : bit;
SIGNAL tmpOE__ctrl_out5_net_0 : bit;
SIGNAL Net_2265 : bit;
SIGNAL tmpFB_0__ctrl_out5_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out5_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out5_net_0 : bit;
SIGNAL \MIS_Reg:clk\ : bit;
SIGNAL \MIS_Reg:rst\ : bit;
SIGNAL rst0 : bit;
SIGNAL \MIS_Reg:control_out_0\ : bit;
SIGNAL rst : bit;
SIGNAL \MIS_Reg:control_out_1\ : bit;
SIGNAL ctr_0 : bit;
SIGNAL \MIS_Reg:control_out_2\ : bit;
SIGNAL Net_2267 : bit;
SIGNAL \MIS_Reg:control_out_3\ : bit;
SIGNAL \MIS_Reg:control_out_4\ : bit;
SIGNAL \MIS_Reg:control_out_5\ : bit;
SIGNAL Net_2224 : bit;
SIGNAL \MIS_Reg:control_out_6\ : bit;
SIGNAL Net_2225 : bit;
SIGNAL \MIS_Reg:control_out_7\ : bit;
SIGNAL \MIS_Reg:control_7\ : bit;
SIGNAL \MIS_Reg:control_6\ : bit;
SIGNAL \MIS_Reg:control_5\ : bit;
SIGNAL \MIS_Reg:control_4\ : bit;
SIGNAL \MIS_Reg:control_3\ : bit;
SIGNAL \MIS_Reg:control_2\ : bit;
SIGNAL \MIS_Reg:control_1\ : bit;
SIGNAL \MIS_Reg:control_0\ : bit;
SIGNAL \MIS_Stat:status_0\ : bit;
SIGNAL BurstDetector_1 : bit;
SIGNAL \MIS_Stat:status_1\ : bit;
SIGNAL BurstDetector_2 : bit;
SIGNAL \MIS_Stat:status_2\ : bit;
SIGNAL BurstDetector_3 : bit;
SIGNAL \MIS_Stat:status_3\ : bit;
SIGNAL BurstDetector_4 : bit;
SIGNAL \MIS_Stat:status_4\ : bit;
SIGNAL PulseCounterEN_1 : bit;
SIGNAL \MIS_Stat:status_5\ : bit;
SIGNAL PulseCounterEN_2 : bit;
SIGNAL \MIS_Stat:status_6\ : bit;
SIGNAL PulseCounterEN_3 : bit;
SIGNAL \MIS_Stat:status_7\ : bit;
SIGNAL PulseCounterEN_4 : bit;
SIGNAL clk : bit;
SIGNAL \EdgeDetect_5:last\ : bit;
SIGNAL Net_2213 : bit;
SIGNAL Net_3120 : bit;
SIGNAL tmpOE__ctrl_out3_net_0 : bit;
SIGNAL tmpFB_0__ctrl_out3_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out3_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out3_net_0 : bit;
SIGNAL tmpOE__ctrl_out2_net_0 : bit;
SIGNAL tmpFB_0__ctrl_out2_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out2_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out2_net_0 : bit;
SIGNAL tmpOE__ctrl_out1_net_0 : bit;
SIGNAL MIS_IN2 : bit;
SIGNAL tmpFB_0__ctrl_out1_net_0 : bit;
SIGNAL tmpIO_0__ctrl_out1_net_0 : bit;
TERMINAL tmpSIOVREF__ctrl_out1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctrl_out1_net_0 : bit;
SIGNAL \QuadDec_1:Net_1129\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_1:Net_1275\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_1:Net_1251\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_1:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_1:Net_1260\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_1:Net_1264\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_1:Net_1203\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_1:Net_1290\ : bit;
SIGNAL \QuadDec_1:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_1:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_1:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_1:Net_1232\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:error\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_1:Net_530\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_1:Net_611\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_1:bQuadDec:status_6\ : bit;
SIGNAL Net_2929 : bit;
SIGNAL \QuadDec_1:Net_1151\ : bit;
SIGNAL \QuadDec_1:Net_1248\ : bit;
SIGNAL \QuadDec_1:Net_1229\ : bit;
SIGNAL \QuadDec_1:Net_1272\ : bit;
SIGNAL \QuadDec_1:Net_1287\ : bit;
TERMINAL Net_2952 : bit;
TERMINAL Net_2208 : bit;
SIGNAL tmpOE__ADR2_net_0 : bit;
SIGNAL tmpFB_0__ADR2_net_0 : bit;
SIGNAL tmpIO_0__ADR2_net_0 : bit;
TERMINAL tmpSIOVREF__ADR2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ADR2_net_0 : bit;
SIGNAL Net_2616 : bit;
SIGNAL Net_2615 : bit;
SIGNAL Net_1450 : bit;
SIGNAL Net_2619 : bit;
SIGNAL Net_3069 : bit;
SIGNAL Net_1064 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__DIO1_net_0 : bit;
SIGNAL tmpIO_0__DIO1_net_0 : bit;
TERMINAL tmpSIOVREF__DIO1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO1_net_0 : bit;
SIGNAL \BurstTimeout_1:Net_260\ : bit;
SIGNAL Net_1478 : bit;
SIGNAL \BurstTimeout_1:Net_55\ : bit;
SIGNAL Net_1414 : bit;
SIGNAL \BurstTimeout_1:Net_53\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_7\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_6\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_5\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_4\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_3\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_2\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:control_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_enable\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_ten\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capture_last\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:timer_enable\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:run_mode\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:hwEnable\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_tc\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:trigger_enable\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:per_zero\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:tc_i\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:tc_reg_i\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_1482 : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:runmode_enable\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:trig_reg\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_6\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_5\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_4\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_2\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:fifo_full\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:status_3\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:fifo_nempty\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:cs_addr_2\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:cs_addr_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:cs_addr_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:zeros_3\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:zeros_2\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:nc0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:nc3\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:nc4\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \BurstTimeout_1:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \BurstTimeout_1:Net_102\ : bit;
SIGNAL \BurstTimeout_1:Net_266\ : bit;
SIGNAL cy_srff_1 : bit;
SIGNAL Net_3158 : bit;
SIGNAL \PulseCounter_1:Net_43\ : bit;
SIGNAL Net_1468 : bit;
SIGNAL \PulseCounter_1:Net_49\ : bit;
SIGNAL \PulseCounter_1:Net_82\ : bit;
SIGNAL \PulseCounter_1:Net_89\ : bit;
SIGNAL \PulseCounter_1:Net_95\ : bit;
SIGNAL \PulseCounter_1:Net_91\ : bit;
SIGNAL \PulseCounter_1:Net_102\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_7\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_6\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_5\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_4\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_3\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_2\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_1\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:control_0\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:prevCapture\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:capt_rising\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:capt_falling\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:hwCapture\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:reload\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:reload_tc\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:final_enable\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:counter_enable\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_0\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_1\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:per_zero\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_2\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:overflow_status\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_3\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:underflow_status\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_4\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_5\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:fifo_full\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:status_6\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:overflow\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:dp_dir\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:per_equal\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:underflow\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:tc_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_less\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_equal\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:prevCompare\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_3157 : bit;
SIGNAL \PulseCounter_1:CounterUDB:count_stored_i\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:count_enable\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:nc42\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:per_FF\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_1:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_1:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL cy_srff_3 : bit;
SIGNAL Net_3178 : bit;
SIGNAL Net_3179 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_3180 : bit;
SIGNAL Net_2686 : bit;
SIGNAL Net_2692 : bit;
SIGNAL cy_srff_4 : bit;
SIGNAL Net_1612 : bit;
SIGNAL tmpOE__DIO2_net_0 : bit;
SIGNAL tmpIO_0__DIO2_net_0 : bit;
TERMINAL tmpSIOVREF__DIO2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DIO2_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL Net_2705 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL Net_2722 : bit;
SIGNAL Net_2721 : bit;
SIGNAL Net_2727 : bit;
SIGNAL Net_2713 : bit;
SIGNAL Net_2725 : bit;
SIGNAL Net_2726 : bit;
SIGNAL cy_srff_6 : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL Net_2724 : bit;
SIGNAL cy_srff_5 : bit;
SIGNAL Net_2714 : bit;
SIGNAL Net_2723 : bit;
SIGNAL cy_srff_2 : bit;
SIGNAL Net_2720 : bit;
SIGNAL \BurstTimeout_2:Net_260\ : bit;
SIGNAL \BurstTimeout_2:Net_266\ : bit;
SIGNAL \BurstTimeout_2:Net_51\ : bit;
SIGNAL \BurstTimeout_2:Net_261\ : bit;
SIGNAL \BurstTimeout_2:Net_57\ : bit;
SIGNAL Net_2715 : bit;
SIGNAL \BurstTimeout_2:Net_102\ : bit;
SIGNAL Net_2704 : bit;
SIGNAL Net_2707 : bit;
SIGNAL \PulseCounter_2:Net_43\ : bit;
SIGNAL \PulseCounter_2:Net_49\ : bit;
SIGNAL \PulseCounter_2:Net_82\ : bit;
SIGNAL \PulseCounter_2:Net_89\ : bit;
SIGNAL \PulseCounter_2:Net_95\ : bit;
SIGNAL \PulseCounter_2:Net_91\ : bit;
SIGNAL \PulseCounter_2:Net_102\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_7\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_6\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_5\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_4\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_3\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_2\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_1\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:control_0\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:prevCapture\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:capt_rising\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:capt_falling\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:hwCapture\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:reload\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:reload_tc\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:final_enable\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:counter_enable\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_0\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_1\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:per_zero\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_2\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:overflow_status\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_3\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:underflow_status\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_4\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_5\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:fifo_full\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:status_6\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:overflow\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:dp_dir\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:per_equal\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:underflow\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:tc_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_less\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_equal\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:prevCompare\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_2706 : bit;
SIGNAL \PulseCounter_2:CounterUDB:count_stored_i\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:count_enable\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:nc42\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:per_FF\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_2:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_2:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:Net_260\ : bit;
SIGNAL Net_2687 : bit;
SIGNAL \Timestamp:Net_55\ : bit;
SIGNAL \Timestamp:Net_53\ : bit;
SIGNAL \Timestamp:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timestamp:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timestamp:TimerUDB:control_7\ : bit;
SIGNAL \Timestamp:TimerUDB:control_6\ : bit;
SIGNAL \Timestamp:TimerUDB:control_5\ : bit;
SIGNAL \Timestamp:TimerUDB:control_4\ : bit;
SIGNAL \Timestamp:TimerUDB:control_3\ : bit;
SIGNAL \Timestamp:TimerUDB:control_2\ : bit;
SIGNAL \Timestamp:TimerUDB:control_1\ : bit;
SIGNAL \Timestamp:TimerUDB:control_0\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timestamp:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timestamp:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timestamp:TimerUDB:capture_last\ : bit;
SIGNAL \Timestamp:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Timestamp:TimerUDB:timer_enable\ : bit;
SIGNAL \Timestamp:TimerUDB:run_mode\ : bit;
SIGNAL \Timestamp:TimerUDB:hwEnable\ : bit;
SIGNAL \Timestamp:TimerUDB:status_tc\ : bit;
SIGNAL \Timestamp:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timestamp:TimerUDB:per_zero\ : bit;
SIGNAL \Timestamp:TimerUDB:tc_i\ : bit;
SIGNAL \Timestamp:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timestamp:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timestamp:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2691 : bit;
SIGNAL \Timestamp:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timestamp:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timestamp:TimerUDB:trig_reg\ : bit;
SIGNAL \Timestamp:TimerUDB:status_6\ : bit;
SIGNAL \Timestamp:TimerUDB:status_5\ : bit;
SIGNAL \Timestamp:TimerUDB:status_4\ : bit;
SIGNAL \Timestamp:TimerUDB:status_0\ : bit;
SIGNAL \Timestamp:TimerUDB:status_1\ : bit;
SIGNAL \Timestamp:TimerUDB:status_2\ : bit;
SIGNAL \Timestamp:TimerUDB:fifo_full\ : bit;
SIGNAL \Timestamp:TimerUDB:status_3\ : bit;
SIGNAL \Timestamp:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timestamp:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timestamp:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timestamp:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Timestamp:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Timestamp:Net_102\ : bit;
SIGNAL \Timestamp:Net_266\ : bit;
SIGNAL tmpOE__slc_cs_net_0 : bit;
SIGNAL tmpIO_0__slc_cs_net_0 : bit;
TERMINAL tmpSIOVREF__slc_cs_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slc_cs_net_0 : bit;
SIGNAL \EdgeDetect_2:last\ : bit;
SIGNAL Net_3131 : bit;
SIGNAL \EdgeDetect_4:last\ : bit;
SIGNAL Net_3172 : bit;
SIGNAL Net_3026 : bit;
SIGNAL \EdgeDetect_1:last\ : bit;
SIGNAL Net_3138 : bit;
SIGNAL Net_3025 : bit;
SIGNAL \EdgeDetect_3:last\ : bit;
SIGNAL \MIS_Debug:clk\ : bit;
SIGNAL \MIS_Debug:rst\ : bit;
SIGNAL Net_3186 : bit;
SIGNAL \MIS_Debug:control_out_0\ : bit;
SIGNAL Net_3027 : bit;
SIGNAL \MIS_Debug:control_out_1\ : bit;
SIGNAL Net_3028 : bit;
SIGNAL \MIS_Debug:control_out_2\ : bit;
SIGNAL Net_3029 : bit;
SIGNAL \MIS_Debug:control_out_3\ : bit;
SIGNAL Net_3030 : bit;
SIGNAL \MIS_Debug:control_out_4\ : bit;
SIGNAL Net_3031 : bit;
SIGNAL \MIS_Debug:control_out_5\ : bit;
SIGNAL Net_3032 : bit;
SIGNAL \MIS_Debug:control_out_6\ : bit;
SIGNAL Net_3033 : bit;
SIGNAL \MIS_Debug:control_out_7\ : bit;
SIGNAL \MIS_Debug:control_7\ : bit;
SIGNAL \MIS_Debug:control_6\ : bit;
SIGNAL \MIS_Debug:control_5\ : bit;
SIGNAL \MIS_Debug:control_4\ : bit;
SIGNAL \MIS_Debug:control_3\ : bit;
SIGNAL \MIS_Debug:control_2\ : bit;
SIGNAL \MIS_Debug:control_1\ : bit;
SIGNAL \MIS_Debug:control_0\ : bit;
SIGNAL tmpOE__SIG1_net_0 : bit;
SIGNAL tmpIO_0__SIG1_net_0 : bit;
TERMINAL tmpSIOVREF__SIG1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SIG1_net_0 : bit;
SIGNAL tmpOE__slv_mosi_net_0 : bit;
SIGNAL Net_3048 : bit;
SIGNAL tmpIO_0__slv_mosi_net_0 : bit;
TERMINAL tmpSIOVREF__slv_mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slv_mosi_net_0 : bit;
SIGNAL tmpOE__slv_miso_net_0 : bit;
SIGNAL Net_3047 : bit;
SIGNAL tmpFB_0__slv_miso_net_0 : bit;
SIGNAL tmpIO_0__slv_miso_net_0 : bit;
TERMINAL tmpSIOVREF__slv_miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slv_miso_net_0 : bit;
SIGNAL tmpOE__slv_clk_net_0 : bit;
SIGNAL Net_3049 : bit;
SIGNAL tmpIO_0__slv_clk_net_0 : bit;
TERMINAL tmpSIOVREF__slv_clk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__slv_clk_net_0 : bit;
SIGNAL \SPIS:BSPIS:cnt_reset\ : bit;
SIGNAL \SPIS:BSPIS:inv_ss\ : bit;
SIGNAL \SPIS:BSPIS:tx_load\ : bit;
SIGNAL \SPIS:BSPIS:load\ : bit;
SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk_src\ : bit;
SIGNAL \SPIS:BSPIS:dp_clk_src\ : bit;
SIGNAL \SPIS:Net_81\ : bit;
SIGNAL \SPIS:BSPIS:clock_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk\ : bit;
SIGNAL \SPIS:BSPIS:dp_clock\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:mosi_fin\ : bit;
SIGNAL \SPIS:Net_75\ : bit;
SIGNAL \SPIS:BSPIS:control_7\ : bit;
SIGNAL \SPIS:BSPIS:control_6\ : bit;
SIGNAL \SPIS:BSPIS:control_5\ : bit;
SIGNAL \SPIS:BSPIS:control_4\ : bit;
SIGNAL \SPIS:BSPIS:control_3\ : bit;
SIGNAL \SPIS:BSPIS:control_2\ : bit;
SIGNAL \SPIS:BSPIS:control_1\ : bit;
SIGNAL \SPIS:BSPIS:control_0\ : bit;
SIGNAL \SPIS:Net_182\ : bit;
SIGNAL \SPIS:BSPIS:count_6\ : bit;
SIGNAL \SPIS:BSPIS:count_5\ : bit;
SIGNAL \SPIS:BSPIS:count_4\ : bit;
SIGNAL \SPIS:BSPIS:count_3\ : bit;
SIGNAL \SPIS:BSPIS:count_2\ : bit;
SIGNAL \SPIS:BSPIS:count_1\ : bit;
SIGNAL \SPIS:BSPIS:count_0\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_zero\ : bit;
SIGNAL Net_2897 : bit;
SIGNAL Net_2899 : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
SIGNAL \SPIS:BSPIS:reset\ : bit;
SIGNAL \SPIS:BSPIS:sR8:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL ccc : bit;
SIGNAL Net_2900 : bit;
SIGNAL \SPIM:Net_276\ : bit;
SIGNAL Net_2904 : bit;
SIGNAL \SPIM:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM:Net_244\ : bit;
SIGNAL \SPIM:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM:BSPIM:so_send\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM:BSPIM:state_2\ : bit;
SIGNAL \SPIM:BSPIM:state_1\ : bit;
SIGNAL \SPIM:BSPIM:state_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp\ : bit;
SIGNAL \SPIM:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM:BSPIM:count_4\ : bit;
SIGNAL \SPIM:BSPIM:count_3\ : bit;
SIGNAL \SPIM:BSPIM:count_2\ : bit;
SIGNAL \SPIM:BSPIM:count_1\ : bit;
SIGNAL \SPIM:BSPIM:count_0\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM:BSPIM:control_7\ : bit;
SIGNAL \SPIM:BSPIM:control_6\ : bit;
SIGNAL \SPIM:BSPIM:control_5\ : bit;
SIGNAL \SPIM:BSPIM:control_4\ : bit;
SIGNAL \SPIM:BSPIM:control_3\ : bit;
SIGNAL \SPIM:BSPIM:control_2\ : bit;
SIGNAL \SPIM:BSPIM:control_1\ : bit;
SIGNAL \SPIM:BSPIM:control_0\ : bit;
SIGNAL \SPIM:Net_294\ : bit;
SIGNAL \SPIM:Net_273\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM:BSPIM:count_6\ : bit;
SIGNAL \SPIM:BSPIM:count_5\ : bit;
SIGNAL \SPIM:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2906 : bit;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM:Net_289\ : bit;
SIGNAL Net_2852 : bit;
SIGNAL \PulseCounter_3:Net_43\ : bit;
SIGNAL Net_2850 : bit;
SIGNAL \PulseCounter_3:Net_49\ : bit;
SIGNAL \PulseCounter_3:Net_82\ : bit;
SIGNAL \PulseCounter_3:Net_89\ : bit;
SIGNAL \PulseCounter_3:Net_95\ : bit;
SIGNAL \PulseCounter_3:Net_91\ : bit;
SIGNAL \PulseCounter_3:Net_102\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_7\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_6\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_5\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_4\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_3\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_2\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_1\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:control_0\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:prevCapture\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:capt_rising\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:capt_falling\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:hwCapture\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:reload\ : bit;
SIGNAL Net_2849 : bit;
SIGNAL \PulseCounter_3:CounterUDB:reload_tc\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:final_enable\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:counter_enable\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_0\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_1\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:per_zero\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_2\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:overflow_status\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_3\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:underflow_status\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_4\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_5\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:fifo_full\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:status_6\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:overflow\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:dp_dir\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:per_equal\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:underflow\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:tc_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_less\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_equal\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:prevCompare\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_2851 : bit;
SIGNAL \PulseCounter_3:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_2858 : bit;
SIGNAL \PulseCounter_3:CounterUDB:count_enable\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:nc42\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:per_FF\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_3:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_3:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BurstTimeout_3:Net_260\ : bit;
SIGNAL \BurstTimeout_3:Net_266\ : bit;
SIGNAL Net_2859 : bit;
SIGNAL \BurstTimeout_3:Net_51\ : bit;
SIGNAL \BurstTimeout_3:Net_261\ : bit;
SIGNAL \BurstTimeout_3:Net_57\ : bit;
SIGNAL Net_2860 : bit;
SIGNAL Net_2865 : bit;
SIGNAL \BurstTimeout_3:Net_102\ : bit;
SIGNAL cy_srff_7 : bit;
SIGNAL Net_2866 : bit;
SIGNAL Net_2868 : bit;
SIGNAL Net_2867 : bit;
SIGNAL cy_srff_8 : bit;
SIGNAL Net_2869 : bit;
SIGNAL Net_2870 : bit;
SIGNAL \demux_3:tmp__demux_3_0_reg\ : bit;
SIGNAL \demux_3:tmp__demux_3_1_reg\ : bit;
SIGNAL Net_2871 : bit;
SIGNAL cy_srff_9 : bit;
SIGNAL Net_2872 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL \EdgeDetect_6:last\ : bit;
SIGNAL Net_3134 : bit;
SIGNAL Net_2876 : bit;
SIGNAL \PulseCounter_4:Net_43\ : bit;
SIGNAL Net_2874 : bit;
SIGNAL \PulseCounter_4:Net_49\ : bit;
SIGNAL \PulseCounter_4:Net_82\ : bit;
SIGNAL \PulseCounter_4:Net_89\ : bit;
SIGNAL \PulseCounter_4:Net_95\ : bit;
SIGNAL \PulseCounter_4:Net_91\ : bit;
SIGNAL \PulseCounter_4:Net_102\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_7\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_6\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_5\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_4\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_3\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_2\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_1\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:control_0\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:ctrl_enable\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:prevCapture\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:capt_rising\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:capt_falling\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:capt_either_edge\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:hwCapture\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:reload\ : bit;
SIGNAL Net_2873 : bit;
SIGNAL \PulseCounter_4:CounterUDB:reload_tc\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:final_enable\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:counter_enable\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_0\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_out_status\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_1\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:per_zero\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_2\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:overflow_status\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_3\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:underflow_status\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_4\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_5\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:fifo_full\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:status_6\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:fifo_nempty\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:overflow\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:dp_dir\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:per_equal\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:underflow\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:tc_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:tc_reg_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_out_i\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_less\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_equal\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:prevCompare\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_2875 : bit;
SIGNAL \PulseCounter_4:CounterUDB:count_stored_i\ : bit;
SIGNAL Net_2882 : bit;
SIGNAL \PulseCounter_4:CounterUDB:count_enable\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cs_addr_2\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cs_addr_1\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cs_addr_0\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:nc42\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:per_FF\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:z1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:z1\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ff1\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:co_msb\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:cmsb\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:so\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:so\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:so_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PulseCounter_4:CounterUDB:sC8:counterdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PulseCounter_4:CounterUDB:sC8:counterdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \BurstTimeout_4:Net_260\ : bit;
SIGNAL \BurstTimeout_4:Net_266\ : bit;
SIGNAL Net_2883 : bit;
SIGNAL \BurstTimeout_4:Net_51\ : bit;
SIGNAL \BurstTimeout_4:Net_261\ : bit;
SIGNAL \BurstTimeout_4:Net_57\ : bit;
SIGNAL Net_2884 : bit;
SIGNAL Net_2889 : bit;
SIGNAL \BurstTimeout_4:Net_102\ : bit;
SIGNAL cy_srff_10 : bit;
SIGNAL Net_2890 : bit;
SIGNAL Net_2892 : bit;
SIGNAL Net_2891 : bit;
SIGNAL cy_srff_11 : bit;
SIGNAL Net_2893 : bit;
SIGNAL Net_2894 : bit;
SIGNAL \demux_4:tmp__demux_4_0_reg\ : bit;
SIGNAL \demux_4:tmp__demux_4_1_reg\ : bit;
SIGNAL Net_2895 : bit;
SIGNAL cy_srff_12 : bit;
SIGNAL Net_2896 : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL \EdgeDetect_7:last\ : bit;
SIGNAL Net_3137 : bit;
SIGNAL \QuadDec_2:Net_1129\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_43\ : bit;
SIGNAL \QuadDec_2:Net_1275\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_49\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_82\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_89\ : bit;
SIGNAL \QuadDec_2:Net_1251\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_95\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_91\ : bit;
SIGNAL \QuadDec_2:Cnt16:Net_102\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_7\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_6\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_5\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_4\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:control_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:ctrl_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCapture\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_rising\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_falling\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:capt_either_edge\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:hwCapture\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload\ : bit;
SIGNAL \QuadDec_2:Net_1260\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:reload_tc\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:final_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:counter_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_zero\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_status\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_4\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_5\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:fifo_full\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:status_6\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:fifo_nempty\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_FF\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_equal\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \QuadDec_2:Net_1264\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ : bit;
SIGNAL \QuadDec_2:Net_1203\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_enable\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:dp_dir\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cs_addr_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc16\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc17\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc10\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc2\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc3\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc30\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc31\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:per_equal\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:nc43\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_less\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \QuadDec_2:Net_1290\ : bit;
SIGNAL \QuadDec_2:bQuadDec:sync_clock\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_delayed_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:A_j\ : bit;
SIGNAL \QuadDec_2:bQuadDec:A_k\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_delayed_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:B_j\ : bit;
SIGNAL \QuadDec_2:bQuadDec:B_k\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\ : bit;
SIGNAL \QuadDec_2:bQuadDec:index_filt\ : bit;
SIGNAL \QuadDec_2:Net_1232\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:error\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_3\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_1\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_0\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_0\ : bit;
SIGNAL \QuadDec_2:Net_530\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_1\ : bit;
SIGNAL \QuadDec_2:Net_611\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_2\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_3\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_4\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_5\ : bit;
SIGNAL \QuadDec_2:bQuadDec:status_6\ : bit;
SIGNAL Net_2934 : bit;
SIGNAL \QuadDec_2:Net_1151\ : bit;
SIGNAL \QuadDec_2:Net_1248\ : bit;
SIGNAL \QuadDec_2:Net_1229\ : bit;
SIGNAL \QuadDec_2:Net_1272\ : bit;
SIGNAL \QuadDec_2:Net_1287\ : bit;
SIGNAL tmpOE__ctl6_net_0 : bit;
SIGNAL tmpFB_0__ctl6_net_0 : bit;
SIGNAL tmpIO_0__ctl6_net_0 : bit;
TERMINAL tmpSIOVREF__ctl6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctl6_net_0 : bit;
SIGNAL tmpOE__ctl9_net_0 : bit;
SIGNAL tmpFB_0__ctl9_net_0 : bit;
SIGNAL tmpIO_0__ctl9_net_0 : bit;
TERMINAL tmpSIOVREF__ctl9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ctl9_net_0 : bit;
TERMINAL Net_263 : bit;
TERMINAL Net_3184 : bit;
TERMINAL Net_2806 : bit;
SIGNAL tmpOE__LED1_net_0 : bit;
SIGNAL tmpFB_0__LED1_net_0 : bit;
SIGNAL tmpIO_0__LED1_net_0 : bit;
TERMINAL tmpSIOVREF__LED1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED1_net_0 : bit;
SIGNAL \EdgeDetect_8:last\ : bit;
SIGNAL Net_3085 : bit;
SIGNAL Net_3086 : bit;
SIGNAL \EdgeDetect_9:last\ : bit;
SIGNAL Net_3087 : bit;
SIGNAL tmpOE__T2_net_0 : bit;
SIGNAL tmpIO_0__T2_net_0 : bit;
TERMINAL tmpSIOVREF__T2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__T2_net_0 : bit;
TERMINAL Net_3115 : bit;
TERMINAL Net_3114 : bit;
TERMINAL Net_3112 : bit;
SIGNAL tmpOE__LED2_net_0 : bit;
SIGNAL tmpFB_0__LED2_net_0 : bit;
SIGNAL tmpIO_0__LED2_net_0 : bit;
TERMINAL tmpSIOVREF__LED2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED2_net_0 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_4\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:and_term\ : bit;
SIGNAL Net_3122 : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\ : bit;
SIGNAL \GlitchFilter_2:op_clk\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_4\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:and_term\ : bit;
SIGNAL Net_3129 : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:last_state\ : bit;
SIGNAL \GlitchFilter_3:op_clk\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_4\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:and_term\ : bit;
SIGNAL Net_3132 : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\ : bit;
SIGNAL \GlitchFilter_4:op_clk\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:or_term\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_4\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_3\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_2\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_1\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_0\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:and_term\ : bit;
SIGNAL Net_3135 : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:last_state\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_34D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL Net_3057D : bit;
SIGNAL Net_2902D : bit;
SIGNAL \EdgeDetect_5:last\\D\ : bit;
SIGNAL \QuadDec_1:Net_1251\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_1:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_1:Net_1203\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_1:bQuadDec:state_0\\D\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capture_last\\D\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \BurstTimeout_1:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL cy_srff_1D : bit;
SIGNAL \PulseCounter_1:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PulseCounter_1:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_srff_3D : bit;
SIGNAL cy_srff_4D : bit;
SIGNAL cy_srff_6D : bit;
SIGNAL cy_srff_5D : bit;
SIGNAL cy_srff_2D : bit;
SIGNAL \PulseCounter_2:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PulseCounter_2:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Timestamp:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timestamp:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timestamp:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timestamp:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \EdgeDetect_2:last\\D\ : bit;
SIGNAL \EdgeDetect_4:last\\D\ : bit;
SIGNAL \EdgeDetect_1:last\\D\ : bit;
SIGNAL \EdgeDetect_3:last\\D\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\\D\ : bit;
SIGNAL \SPIM:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM:BSPIM:state_0\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PulseCounter_3:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_srff_7D : bit;
SIGNAL cy_srff_8D : bit;
SIGNAL cy_srff_9D : bit;
SIGNAL \EdgeDetect_6:last\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \PulseCounter_4:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL cy_srff_10D : bit;
SIGNAL cy_srff_11D : bit;
SIGNAL cy_srff_12D : bit;
SIGNAL \EdgeDetect_7:last\\D\ : bit;
SIGNAL \QuadDec_2:Net_1251\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \QuadDec_2:Cnt16:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \QuadDec_2:Net_1203\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_A_filt\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:quad_B_filt\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_2\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_3\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_1\\D\ : bit;
SIGNAL \QuadDec_2:bQuadDec:state_0\\D\ : bit;
SIGNAL \EdgeDetect_8:last\\D\ : bit;
SIGNAL \EdgeDetect_9:last\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_1:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_2:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_3:genblk1[0]:last_state\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_4\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_3\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_2\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_1\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:samples_0\\D\ : bit;
SIGNAL \GlitchFilter_4:genblk1[0]:last_state\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_20 <= (not \UART_1:BUART:txn\);

zero <=  ('0') ;

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_34D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_1\ and Net_25 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_25 and \UART_1:BUART:pollcount_1\));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:pollcount_0\ and Net_25)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_25 and \UART_1:BUART:pollcount_0\));

\UART_1:BUART:rx_postpoll\ <= ((Net_25 and \UART_1:BUART:pollcount_0\)
	OR \UART_1:BUART:pollcount_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:pollcount_1\ and not Net_25 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_25 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:pollcount_1\ and not Net_25 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_5\ and \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_count_6\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_25));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

Net_3120 <= ((not \EdgeDetect_5:last\ and Net_2213));

\QuadDec_1:Cnt16:CounterUDB:reload\ <= (\QuadDec_1:Cnt16:CounterUDB:overflow\
	OR \QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Net_1260\);

\QuadDec_1:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_1:Cnt16:CounterUDB:prevCompare\ and \QuadDec_1:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_1:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:overflow\));

\QuadDec_1:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_1:Cnt16:CounterUDB:status_1\));

\QuadDec_1:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_1:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_1:Cnt16:CounterUDB:control_7\ and \QuadDec_1:Net_1203\));

\QuadDec_1:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_1:Cnt16:CounterUDB:status_1\
	OR \QuadDec_1:Cnt16:CounterUDB:overflow\);

\QuadDec_1:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_2\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_1\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (\QuadDec_1:bQuadDec:quad_A_delayed_0\ and \QuadDec_1:bQuadDec:quad_A_filt\));

\QuadDec_1:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_2\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_1\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (\QuadDec_1:bQuadDec:quad_B_delayed_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_3\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:bQuadDec:state_2\\D\ <= ((\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_0\)
	OR (\QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:state_1\)
	OR (\QuadDec_1:Net_1260\ and \QuadDec_1:bQuadDec:error\));

\QuadDec_1:bQuadDec:state_1\\D\ <= ((not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\));

\QuadDec_1:bQuadDec:state_0\\D\ <= ((not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\));

\QuadDec_1:Net_1251\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:quad_B_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_A_filt\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:state_1\)
	OR (not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1251\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:Net_1251\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_1203\\D\ <= ((not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:quad_B_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and \QuadDec_1:bQuadDec:state_0\)
	OR (not \QuadDec_1:Net_1260\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:Net_1203\ and \QuadDec_1:bQuadDec:error\)
	OR (not \QuadDec_1:bQuadDec:quad_A_filt\ and not \QuadDec_1:bQuadDec:error\ and not \QuadDec_1:bQuadDec:state_1\ and not \QuadDec_1:bQuadDec:state_0\ and \QuadDec_1:bQuadDec:quad_B_filt\));

\QuadDec_1:Net_530\ <= ((not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\ and \QuadDec_1:Net_1251\));

\QuadDec_1:Net_611\ <= ((not \QuadDec_1:Net_1251\ and not \QuadDec_1:Net_1264\ and \QuadDec_1:Net_1275\));

Net_2616 <= ((not Net_2619 and not Net_3138 and \EdgeDetect_1:last\)
	OR rst);

\BurstTimeout_1:TimerUDB:status_tc\ <= ((\BurstTimeout_1:TimerUDB:control_7\ and \BurstTimeout_1:TimerUDB:per_zero\));

cy_srff_1D <= ((not rst and Net_1414)
	OR (not rst and Net_2619));

\PulseCounter_1:CounterUDB:status_0\ <= ((not \PulseCounter_1:CounterUDB:cmp_less\ and not \PulseCounter_1:CounterUDB:cmp_equal\ and not \PulseCounter_1:CounterUDB:prevCompare\));

\PulseCounter_1:CounterUDB:status_2\ <= ((not \PulseCounter_1:CounterUDB:overflow_reg_i\ and \PulseCounter_1:CounterUDB:reload\));

\PulseCounter_1:CounterUDB:cmp_out_i\ <= ((not \PulseCounter_1:CounterUDB:cmp_less\ and not \PulseCounter_1:CounterUDB:cmp_equal\));

\PulseCounter_1:CounterUDB:count_enable\ <= ((not \PulseCounter_1:CounterUDB:count_stored_i\ and not Net_3138 and PulseCounterEN_1 and \PulseCounter_1:CounterUDB:control_7\ and \EdgeDetect_1:last\));

cy_srff_3D <= ((not rst0 and not Net_2619 and PulseCounterEN_1)
	OR (not rst0 and not ctr_0 and Net_2619));

cy_srff_4D <= ((not rst and not Net_3138 and Net_2619 and \EdgeDetect_1:last\)
	OR (not rst and BurstDetector_1));

cy_srff_6D <= ((not rst and not Net_3131 and Net_2721 and \EdgeDetect_2:last\)
	OR (not rst and BurstDetector_2));

cy_srff_5D <= ((not rst0 and not Net_2721 and PulseCounterEN_2)
	OR (not rst0 and not ctr_0 and Net_2721));

Net_2714 <= ((not Net_2721 and not Net_3131 and \EdgeDetect_2:last\)
	OR rst);

cy_srff_2D <= ((not rst and Net_2720)
	OR (not rst and Net_2721));

\PulseCounter_2:CounterUDB:status_0\ <= ((not \PulseCounter_2:CounterUDB:cmp_less\ and not \PulseCounter_2:CounterUDB:cmp_equal\ and not \PulseCounter_2:CounterUDB:prevCompare\));

\PulseCounter_2:CounterUDB:status_2\ <= ((not \PulseCounter_2:CounterUDB:overflow_reg_i\ and \PulseCounter_2:CounterUDB:reload\));

\PulseCounter_2:CounterUDB:cmp_out_i\ <= ((not \PulseCounter_2:CounterUDB:cmp_less\ and not \PulseCounter_2:CounterUDB:cmp_equal\));

\PulseCounter_2:CounterUDB:count_enable\ <= ((not \PulseCounter_2:CounterUDB:count_stored_i\ and not Net_3131 and PulseCounterEN_2 and \PulseCounter_2:CounterUDB:control_7\ and \EdgeDetect_2:last\));

\Timestamp:TimerUDB:capt_fifo_load\ <= ((\Timestamp:TimerUDB:control_7\ and \Timestamp:TimerUDB:capture_last\));

\Timestamp:TimerUDB:status_tc\ <= ((\Timestamp:TimerUDB:control_7\ and \Timestamp:TimerUDB:per_zero\));

Net_2713 <= ((not Net_3131 and \EdgeDetect_2:last\));

Net_3026 <= ((not Net_3172 and \EdgeDetect_4:last\));

Net_3069 <= ((not Net_3138 and \EdgeDetect_1:last\));

Net_3025 <= ((not \EdgeDetect_3:last\ and Net_3172));

\SPIS:BSPIS:inv_ss\ <= (not Net_2213);

\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

\SPIS:BSPIS:rx_buf_overrun\ <= ((not \SPIS:BSPIS:mosi_buf_overrun_fin\ and \SPIS:BSPIS:mosi_buf_overrun_reg\));

\SPIS:BSPIS:dp_clk_src\ <= (not Net_3049);

Net_3047 <= ((not Net_2213 and \SPIS:BSPIS:miso_from_dp\));

\SPIS:BSPIS:mosi_buf_overrun\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:dpMOSI_fifo_full\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:tx_status_0\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\ and \SPIS:BSPIS:miso_tx_empty_reg_fin\));

\SPIS:BSPIS:rx_status_4\ <= (not \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

\SPIS:BSPIS:mosi_to_dp\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and Net_3048 and \SPIS:BSPIS:count_0\)
	OR (not \SPIS:BSPIS:count_0\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_1\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_2\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_3\ and \SPIS:BSPIS:mosi_tmp\));

\SPIM:BSPIM:load_rx_data\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\));

\SPIM:BSPIM:load_cond\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (\SPIM:BSPIM:count_0\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_1\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_2\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_3\ and \SPIM:BSPIM:load_cond\)
	OR (\SPIM:BSPIM:count_4\ and \SPIM:BSPIM:load_cond\));

\SPIM:BSPIM:tx_status_0\ <= ((not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:tx_status_4\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:rx_status_6\ <= ((not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:rx_status_4\));

\SPIM:BSPIM:state_2\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_0\ and not \SPIM:BSPIM:ld_ident\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_4\ and not \SPIM:BSPIM:count_3\ and not \SPIM:BSPIM:count_1\ and not \SPIM:BSPIM:tx_status_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:state_1\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:count_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:tx_status_1\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:count_4\));

\SPIM:BSPIM:state_0\\D\ <= ((not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:tx_status_1\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\));

Net_2902D <= ((not \SPIM:BSPIM:state_0\ and Net_2902)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\)
	OR (Net_2902 and \SPIM:BSPIM:state_1\));

\SPIM:BSPIM:cnt_enable\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (\SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:cnt_enable\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:cnt_enable\));

\SPIM:BSPIM:mosi_reg\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (\SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and Net_3056 and \SPIM:BSPIM:state_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_0\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_2\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_3\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:mosi_from_dp\ and \SPIM:BSPIM:count_4\));

Net_3057D <= ((not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\)
	OR (Net_3057 and \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:state_0\));

\SPIM:BSPIM:ld_ident\\D\ <= ((not \SPIM:BSPIM:state_1\ and not \SPIM:BSPIM:state_0\ and \SPIM:BSPIM:state_2\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and not \SPIM:BSPIM:count_1\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_2\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_3\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_2\ and \SPIM:BSPIM:count_4\ and \SPIM:BSPIM:ld_ident\)
	OR (\SPIM:BSPIM:state_0\ and \SPIM:BSPIM:ld_ident\)
	OR (not \SPIM:BSPIM:state_1\ and \SPIM:BSPIM:ld_ident\));

\PulseCounter_3:CounterUDB:status_0\ <= ((not \PulseCounter_3:CounterUDB:cmp_less\ and not \PulseCounter_3:CounterUDB:cmp_equal\ and not \PulseCounter_3:CounterUDB:prevCompare\));

\PulseCounter_3:CounterUDB:status_2\ <= ((not \PulseCounter_3:CounterUDB:overflow_reg_i\ and \PulseCounter_3:CounterUDB:reload\));

\PulseCounter_3:CounterUDB:cmp_out_i\ <= ((not \PulseCounter_3:CounterUDB:cmp_less\ and not \PulseCounter_3:CounterUDB:cmp_equal\));

\PulseCounter_3:CounterUDB:count_enable\ <= ((not \PulseCounter_3:CounterUDB:count_stored_i\ and not Net_3134 and PulseCounterEN_3 and \PulseCounter_3:CounterUDB:control_7\ and \EdgeDetect_6:last\));

cy_srff_7D <= ((not rst and cy_srff_7)
	OR (not rst and Net_2865));

Net_2859 <= ((not cy_srff_7 and not Net_3134 and \EdgeDetect_6:last\)
	OR rst);

cy_srff_8D <= ((not rst0 and not cy_srff_7 and PulseCounterEN_3)
	OR (not rst0 and not ctr_0 and cy_srff_7));

cy_srff_9D <= ((not rst and not Net_3134 and cy_srff_7 and \EdgeDetect_6:last\)
	OR (not rst and BurstDetector_3));

Net_2858 <= ((not Net_3134 and \EdgeDetect_6:last\));

\PulseCounter_4:CounterUDB:status_0\ <= ((not \PulseCounter_4:CounterUDB:cmp_less\ and not \PulseCounter_4:CounterUDB:cmp_equal\ and not \PulseCounter_4:CounterUDB:prevCompare\));

\PulseCounter_4:CounterUDB:status_2\ <= ((not \PulseCounter_4:CounterUDB:overflow_reg_i\ and \PulseCounter_4:CounterUDB:reload\));

\PulseCounter_4:CounterUDB:cmp_out_i\ <= ((not \PulseCounter_4:CounterUDB:cmp_less\ and not \PulseCounter_4:CounterUDB:cmp_equal\));

\PulseCounter_4:CounterUDB:count_enable\ <= ((not \PulseCounter_4:CounterUDB:count_stored_i\ and not Net_3137 and PulseCounterEN_4 and \PulseCounter_4:CounterUDB:control_7\ and \EdgeDetect_7:last\));

cy_srff_10D <= ((not rst and cy_srff_10)
	OR (not rst and Net_2889));

Net_2883 <= ((not cy_srff_10 and not Net_3137 and \EdgeDetect_7:last\)
	OR rst);

cy_srff_11D <= ((not rst0 and not cy_srff_10 and PulseCounterEN_4)
	OR (not rst0 and not ctr_0 and cy_srff_10));

cy_srff_12D <= ((not rst and not Net_3137 and cy_srff_10 and \EdgeDetect_7:last\)
	OR (not rst and BurstDetector_4));

Net_2882 <= ((not Net_3137 and \EdgeDetect_7:last\));

\QuadDec_2:Cnt16:CounterUDB:reload\ <= (\QuadDec_2:Cnt16:CounterUDB:overflow\
	OR \QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Net_1260\);

\QuadDec_2:Cnt16:CounterUDB:status_0\ <= ((not \QuadDec_2:Cnt16:CounterUDB:prevCompare\ and \QuadDec_2:Cnt16:CounterUDB:cmp_out_i\));

\QuadDec_2:Cnt16:CounterUDB:status_2\ <= ((not \QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\ and \QuadDec_2:Cnt16:CounterUDB:overflow\));

\QuadDec_2:Cnt16:CounterUDB:status_3\ <= ((not \QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\ and \QuadDec_2:Cnt16:CounterUDB:status_1\));

\QuadDec_2:Cnt16:CounterUDB:count_enable\ <= ((not \QuadDec_2:Cnt16:CounterUDB:count_stored_i\ and \QuadDec_2:Cnt16:CounterUDB:control_7\ and \QuadDec_2:Net_1203\));

\QuadDec_2:Cnt16:CounterUDB:reload_tc\ <= (\QuadDec_2:Cnt16:CounterUDB:status_1\
	OR \QuadDec_2:Cnt16:CounterUDB:overflow\);

\QuadDec_2:bQuadDec:quad_A_filt\\D\ <= ((\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_delayed_2\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_2\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_1\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (\QuadDec_2:bQuadDec:quad_A_delayed_0\ and \QuadDec_2:bQuadDec:quad_A_filt\));

\QuadDec_2:bQuadDec:quad_B_filt\\D\ <= ((\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_delayed_2\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_2\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_1\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (\QuadDec_2:bQuadDec:quad_B_delayed_0\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:bQuadDec:state_3\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:bQuadDec:state_2\\D\ <= ((\QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_0\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:state_0\)
	OR (\QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:state_1\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:state_1\)
	OR (\QuadDec_2:Net_1260\ and \QuadDec_2:bQuadDec:error\));

\QuadDec_2:bQuadDec:state_1\\D\ <= ((not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_1\));

\QuadDec_2:bQuadDec:state_0\\D\ <= ((not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\));

\QuadDec_2:Net_1251\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:quad_B_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_A_filt\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:state_1\)
	OR (not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_B_filt\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1251\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:Net_1251\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:Net_1203\\D\ <= ((not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:quad_B_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and \QuadDec_2:bQuadDec:state_0\)
	OR (not \QuadDec_2:Net_1260\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:Net_1203\ and \QuadDec_2:bQuadDec:error\)
	OR (not \QuadDec_2:bQuadDec:quad_A_filt\ and not \QuadDec_2:bQuadDec:error\ and not \QuadDec_2:bQuadDec:state_1\ and not \QuadDec_2:bQuadDec:state_0\ and \QuadDec_2:bQuadDec:quad_B_filt\));

\QuadDec_2:Net_530\ <= ((not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\ and \QuadDec_2:Net_1251\));

\QuadDec_2:Net_611\ <= ((not \QuadDec_2:Net_1251\ and not \QuadDec_2:Net_1264\ and \QuadDec_2:Net_1275\));

Net_3086 <= ((not \EdgeDetect_8:last\ and Net_3085));

Net_3087 <= ((not Net_3085 and \EdgeDetect_9:last\));

\GlitchFilter_1:genblk1[0]:last_state\\D\ <= ((MIS_IN1 and \GlitchFilter_1:genblk1[0]:samples_4\ and \GlitchFilter_1:genblk1[0]:samples_3\ and \GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\)
	OR (Net_3138 and \GlitchFilter_1:genblk1[0]:samples_0\)
	OR (Net_3138 and \GlitchFilter_1:genblk1[0]:samples_1\)
	OR (Net_3138 and \GlitchFilter_1:genblk1[0]:samples_2\)
	OR (Net_3138 and \GlitchFilter_1:genblk1[0]:samples_3\)
	OR (Net_3138 and \GlitchFilter_1:genblk1[0]:samples_4\)
	OR (MIS_IN1 and Net_3138));

\GlitchFilter_2:genblk1[0]:last_state\\D\ <= ((MIS_IN2 and \GlitchFilter_2:genblk1[0]:samples_4\ and \GlitchFilter_2:genblk1[0]:samples_3\ and \GlitchFilter_2:genblk1[0]:samples_2\ and \GlitchFilter_2:genblk1[0]:samples_1\ and \GlitchFilter_2:genblk1[0]:samples_0\)
	OR (Net_3131 and \GlitchFilter_2:genblk1[0]:samples_0\)
	OR (Net_3131 and \GlitchFilter_2:genblk1[0]:samples_1\)
	OR (Net_3131 and \GlitchFilter_2:genblk1[0]:samples_2\)
	OR (Net_3131 and \GlitchFilter_2:genblk1[0]:samples_3\)
	OR (Net_3131 and \GlitchFilter_2:genblk1[0]:samples_4\)
	OR (MIS_IN2 and Net_3131));

\GlitchFilter_3:genblk1[0]:last_state\\D\ <= ((MIS_IN3 and \GlitchFilter_3:genblk1[0]:samples_4\ and \GlitchFilter_3:genblk1[0]:samples_3\ and \GlitchFilter_3:genblk1[0]:samples_2\ and \GlitchFilter_3:genblk1[0]:samples_1\ and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (Net_3134 and \GlitchFilter_3:genblk1[0]:samples_0\)
	OR (Net_3134 and \GlitchFilter_3:genblk1[0]:samples_1\)
	OR (Net_3134 and \GlitchFilter_3:genblk1[0]:samples_2\)
	OR (Net_3134 and \GlitchFilter_3:genblk1[0]:samples_3\)
	OR (Net_3134 and \GlitchFilter_3:genblk1[0]:samples_4\)
	OR (MIS_IN3 and Net_3134));

\GlitchFilter_4:genblk1[0]:last_state\\D\ <= ((MIS_IN4 and \GlitchFilter_4:genblk1[0]:samples_4\ and \GlitchFilter_4:genblk1[0]:samples_3\ and \GlitchFilter_4:genblk1[0]:samples_2\ and \GlitchFilter_4:genblk1[0]:samples_1\ and \GlitchFilter_4:genblk1[0]:samples_0\)
	OR (Net_3137 and \GlitchFilter_4:genblk1[0]:samples_0\)
	OR (Net_3137 and \GlitchFilter_4:genblk1[0]:samples_1\)
	OR (Net_3137 and \GlitchFilter_4:genblk1[0]:samples_2\)
	OR (Net_3137 and \GlitchFilter_4:genblk1[0]:samples_3\)
	OR (Net_3137 and \GlitchFilter_4:genblk1[0]:samples_4\)
	OR (MIS_IN4 and Net_3137));

\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>one,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART_1:BUART:rx_count_6\, \UART_1:BUART:rx_count_5\, \UART_1:BUART:rx_count_4\, \UART_1:BUART:rx_count_3\,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_25,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_20,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_61);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_61, Net_59));
SW1_LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"563cb313-54dc-4535-95ac-f4c136fdbec1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__SW1_LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SW1_LED2_net_0),
		siovref=>(tmpSIOVREF__SW1_LED2_net_0),
		annotation=>Net_59,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW1_LED2_net_0);
ctrl_in5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ce5511c6-5eda-477f-9858-59fd98754e46",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ctrl_in5_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_in5_net_0),
		siovref=>(tmpSIOVREF__ctrl_in5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_in5_net_0);
ctrl_in4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1fd8052-9dc2-40ff-98a6-734b6aa7075e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ctrl_in4_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_in4_net_0),
		siovref=>(tmpSIOVREF__ctrl_in4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_in4_net_0);
ctrl_in3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac81e94d-84ac-40d3-bdfe-06c7bbb70541",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ctrl_in3_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_in3_net_0),
		siovref=>(tmpSIOVREF__ctrl_in3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_in3_net_0);
ctrl_in2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fb929035-141b-4604-8465-500704423052",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ctrl_in2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_in2_net_0),
		siovref=>(tmpSIOVREF__ctrl_in2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_in2_net_0);
DIO4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1959acf-4775-41a3-bcd7-1743e7373140",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>MIS_IN4,
		analog=>(open),
		io=>(tmpIO_0__DIO4_net_0),
		siovref=>(tmpSIOVREF__DIO4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO4_net_0);
DIO3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf00a547-e951-47f9-a8b8-aa94758ec5c0",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>MIS_IN3,
		analog=>(open),
		io=>(tmpIO_0__DIO3_net_0),
		siovref=>(tmpSIOVREF__DIO3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO3_net_0);
ADR0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2598a694-4c9d-4aee-b7bd-aec1164259ac",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADR0_net_0),
		analog=>(open),
		io=>(tmpIO_0__ADR0_net_0),
		siovref=>(tmpSIOVREF__ADR0_net_0),
		annotation=>Net_2164,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADR0_net_0);
ADR1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1f52b97d-907e-4795-a355-2f876fd64e19",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADR1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ADR1_net_0),
		siovref=>(tmpSIOVREF__ADR1_net_0),
		annotation=>Net_2206,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADR1_net_0);
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2164, Net_2950));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2206, Net_2951));
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2950);
mst_clk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39afe305-afe0-4bdc-ba58-5240b9bf2fea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_3057,
		fb=>(tmpFB_0__mst_clk_net_0),
		analog=>(open),
		io=>(tmpIO_0__mst_clk_net_0),
		siovref=>(tmpSIOVREF__mst_clk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mst_clk_net_0);
mst_cs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"536ff7f7-9bb9-43fb-8a1d-32c86b6d710e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2902,
		fb=>(tmpFB_0__mst_cs_net_0),
		analog=>(open),
		io=>(tmpIO_0__mst_cs_net_0),
		siovref=>(tmpSIOVREF__mst_cs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mst_cs_net_0);
mst_mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"15390837-ff85-46de-9c85-77c87a9a693b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_3056,
		fb=>(tmpFB_0__mst_mosi_net_0),
		analog=>(open),
		io=>(tmpIO_0__mst_mosi_net_0),
		siovref=>(tmpSIOVREF__mst_mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mst_mosi_net_0);
mst_miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"37cd422f-7316-436f-b8d7-6be00b858a13",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3055,
		analog=>(open),
		io=>(tmpIO_0__mst_miso_net_0),
		siovref=>(tmpSIOVREF__mst_miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__mst_miso_net_0);
ctrl_out4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3f7070-01d2-4bbc-9078-3c7f5a6398eb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2266,
		fb=>(tmpFB_0__ctrl_out4_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out4_net_0),
		siovref=>(tmpSIOVREF__ctrl_out4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out4_net_0);
ctrl_out0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a60184f9-3e17-4dca-b650-d25bdb839d99",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>MIS_IN1,
		fb=>(tmpFB_0__ctrl_out0_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out0_net_0),
		siovref=>(tmpSIOVREF__ctrl_out0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out0_net_0);
ctrl_out5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"538c2137-5e18-4147-9f01-7bcb51bcf5d6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2265,
		fb=>(tmpFB_0__ctrl_out5_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out5_net_0),
		siovref=>(tmpSIOVREF__ctrl_out5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out5_net_0);
\MIS_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MIS_Reg:control_7\, \MIS_Reg:control_6\, Net_2265, Net_2266,
			Net_2267, ctr_0, rst, rst0));
\MIS_Stat:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>clk,
		status=>(PulseCounterEN_4, PulseCounterEN_3, PulseCounterEN_2, PulseCounterEN_1,
			BurstDetector_4, BurstDetector_3, BurstDetector_2, BurstDetector_1));
ctrl_out3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0f2a707-d011-4f1a-897a-7cd8584c1394",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2267,
		fb=>(tmpFB_0__ctrl_out3_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out3_net_0),
		siovref=>(tmpSIOVREF__ctrl_out3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out3_net_0);
isr_CS_Rise:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3120);
ctrl_out2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"12a8eb31-5586-49a4-843f-72b2697f6a7c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ctrl_out2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out2_net_0),
		siovref=>(tmpSIOVREF__ctrl_out2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out2_net_0);
ctrl_out1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c0ab1cef-dc1e-4460-897b-1a95d3efc1b9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>MIS_IN2,
		fb=>(tmpFB_0__ctrl_out1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctrl_out1_net_0),
		siovref=>(tmpSIOVREF__ctrl_out1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctrl_out1_net_0);
\QuadDec_1:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_1:Cnt16:CounterUDB:control_7\, \QuadDec_1:Cnt16:CounterUDB:control_6\, \QuadDec_1:Cnt16:CounterUDB:control_5\, \QuadDec_1:Cnt16:CounterUDB:control_4\,
			\QuadDec_1:Cnt16:CounterUDB:control_3\, \QuadDec_1:Cnt16:CounterUDB:control_2\, \QuadDec_1:Cnt16:CounterUDB:control_1\, \QuadDec_1:Cnt16:CounterUDB:control_0\));
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_1:Net_1260\,
		clock=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_1:Cnt16:CounterUDB:status_6\, \QuadDec_1:Cnt16:CounterUDB:status_5\, zero, \QuadDec_1:Cnt16:CounterUDB:status_3\,
			\QuadDec_1:Cnt16:CounterUDB:status_2\, \QuadDec_1:Cnt16:CounterUDB:status_1\, \QuadDec_1:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_1:Cnt16:Net_43\);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_1:Net_1251\, \QuadDec_1:Cnt16:CounterUDB:count_enable\, \QuadDec_1:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_1:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_1:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_1:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_1:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_1:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_1:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_1:bQuadDec:sync_clock\);
\QuadDec_1:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>MIS_IN1,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_delayed_2\);
\QuadDec_1:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>MIS_IN2,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_0\);
\QuadDec_1:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_1\);
\QuadDec_1:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_delayed_2\);
\QuadDec_1:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_1:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_1:bQuadDec:error\,
			\QuadDec_1:Net_1260\, \QuadDec_1:Net_611\, \QuadDec_1:Net_530\),
		interrupt=>Net_2929);
isr_QuadDec_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2929);
GND_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2952);
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2951);
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2208, Net_2952));
ADR2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45e7541e-68f8-40e4-b828-1392237f8b5a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__ADR2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ADR2_net_0),
		siovref=>(tmpSIOVREF__ADR2_net_0),
		annotation=>Net_2208,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ADR2_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"66a94eea-b07e-4188-94b2-0836a4b4d3e5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PulseCounterEN_1,
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
DIO1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"72500ec8-4002-439a-a776-4f147d96d29e",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>MIS_IN1,
		analog=>(open),
		io=>(tmpIO_0__DIO1_net_0),
		siovref=>(tmpSIOVREF__DIO1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO1_net_0);
\BurstTimeout_1:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\);
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\BurstTimeout_1:TimerUDB:Clk_Ctl_i\);
\BurstTimeout_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\BurstTimeout_1:TimerUDB:Clk_Ctl_i\,
		control=>(\BurstTimeout_1:TimerUDB:control_7\, \BurstTimeout_1:TimerUDB:control_6\, \BurstTimeout_1:TimerUDB:control_5\, \BurstTimeout_1:TimerUDB:control_4\,
			\BurstTimeout_1:TimerUDB:control_3\, \BurstTimeout_1:TimerUDB:control_2\, \BurstTimeout_1:TimerUDB:control_1\, \BurstTimeout_1:TimerUDB:control_0\));
\BurstTimeout_1:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>Net_2616,
		clock=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \BurstTimeout_1:TimerUDB:status_3\,
			\BurstTimeout_1:TimerUDB:status_2\, zero, \BurstTimeout_1:TimerUDB:status_tc\),
		interrupt=>\BurstTimeout_1:Net_55\);
\BurstTimeout_1:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2616, \BurstTimeout_1:TimerUDB:control_7\, \BurstTimeout_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\BurstTimeout_1:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BurstTimeout_1:TimerUDB:nc3\,
		f0_blk_stat=>\BurstTimeout_1:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\BurstTimeout_1:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\BurstTimeout_1:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\BurstTimeout_1:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\BurstTimeout_1:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cap_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\BurstTimeout_1:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BurstTimeout_1:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_2616, \BurstTimeout_1:TimerUDB:control_7\, \BurstTimeout_1:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\BurstTimeout_1:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\BurstTimeout_1:TimerUDB:status_3\,
		f0_blk_stat=>\BurstTimeout_1:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\BurstTimeout_1:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\BurstTimeout_1:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\BurstTimeout_1:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\BurstTimeout_1:TimerUDB:sT16:timerdp:msb\,
		cei=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\BurstTimeout_1:TimerUDB:sT16:timerdp:cap_1\, \BurstTimeout_1:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\BurstTimeout_1:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PulseCounter_1:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\);
\PulseCounter_1:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_1:CounterUDB:Clk_Ctl_i\);
\PulseCounter_1:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_1:CounterUDB:Clk_Ctl_i\,
		control=>(\PulseCounter_1:CounterUDB:control_7\, \PulseCounter_1:CounterUDB:control_6\, \PulseCounter_1:CounterUDB:control_5\, \PulseCounter_1:CounterUDB:control_4\,
			\PulseCounter_1:CounterUDB:control_3\, \PulseCounter_1:CounterUDB:control_2\, \PulseCounter_1:CounterUDB:control_1\, \PulseCounter_1:CounterUDB:control_0\));
\PulseCounter_1:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PulseCounter_1:CounterUDB:status_6\, \PulseCounter_1:CounterUDB:status_5\, zero, zero,
			\PulseCounter_1:CounterUDB:status_2\, \PulseCounter_1:CounterUDB:status_1\, \PulseCounter_1:CounterUDB:status_0\),
		interrupt=>\PulseCounter_1:Net_43\);
\PulseCounter_1:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \PulseCounter_1:CounterUDB:count_enable\, \PulseCounter_1:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PulseCounter_1:CounterUDB:reload\,
		cl0=>\PulseCounter_1:CounterUDB:nc42\,
		z0=>\PulseCounter_1:CounterUDB:status_1\,
		ff0=>\PulseCounter_1:CounterUDB:per_FF\,
		ce1=>\PulseCounter_1:CounterUDB:cmp_equal\,
		cl1=>\PulseCounter_1:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PulseCounter_1:CounterUDB:status_6\,
		f0_blk_stat=>\PulseCounter_1:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_Timestamp:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2692);
DIO2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d13352b5-8f02-4776-b4d9-c0465e38f80c",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>MIS_IN2,
		analog=>(open),
		io=>(tmpIO_0__DIO2_net_0),
		siovref=>(tmpSIOVREF__DIO2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DIO2_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8152cc3b-f180-42a5-942c-c66ce013cb63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>BurstDetector_1,
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
isr_PulseCounter_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2705);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"87a3effd-0f92-4c8e-a9b3-5df236f1017f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PulseCounterEN_2,
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"dbd5242f-1eb7-4e32-9f38-991e2ab2aeec",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>BurstDetector_2,
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
isr_Capture_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>BurstDetector_2);
isr_Capture_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>BurstDetector_1);
\BurstTimeout_2:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>clk,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>Net_2714,
		tc=>Net_2720,
		compare=>\BurstTimeout_2:Net_261\,
		interrupt=>\BurstTimeout_2:Net_57\);
timer_clock_7:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3c767490-08a0-49fb-82d5-3f40f6b8e91b",
		source_clock_id=>"46B167E3-1786-4598-8688-AACCF18668D4",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>clk,
		dig_domain_out=>open);
\PulseCounter_2:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\);
\PulseCounter_2:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_2:CounterUDB:Clk_Ctl_i\);
\PulseCounter_2:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_2:CounterUDB:Clk_Ctl_i\,
		control=>(\PulseCounter_2:CounterUDB:control_7\, \PulseCounter_2:CounterUDB:control_6\, \PulseCounter_2:CounterUDB:control_5\, \PulseCounter_2:CounterUDB:control_4\,
			\PulseCounter_2:CounterUDB:control_3\, \PulseCounter_2:CounterUDB:control_2\, \PulseCounter_2:CounterUDB:control_1\, \PulseCounter_2:CounterUDB:control_0\));
\PulseCounter_2:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PulseCounter_2:CounterUDB:status_6\, \PulseCounter_2:CounterUDB:status_5\, zero, zero,
			\PulseCounter_2:CounterUDB:status_2\, \PulseCounter_2:CounterUDB:status_1\, \PulseCounter_2:CounterUDB:status_0\),
		interrupt=>\PulseCounter_2:Net_43\);
\PulseCounter_2:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \PulseCounter_2:CounterUDB:count_enable\, \PulseCounter_2:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PulseCounter_2:CounterUDB:reload\,
		cl0=>\PulseCounter_2:CounterUDB:nc42\,
		z0=>\PulseCounter_2:CounterUDB:status_1\,
		ff0=>\PulseCounter_2:CounterUDB:per_FF\,
		ce1=>\PulseCounter_2:CounterUDB:cmp_equal\,
		cl1=>\PulseCounter_2:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PulseCounter_2:CounterUDB:status_6\,
		f0_blk_stat=>\PulseCounter_2:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_PulseCounter_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1468);
\Timestamp:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\Timestamp:TimerUDB:ClockOutFromEnBlock\);
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\Timestamp:TimerUDB:Clk_Ctl_i\);
\Timestamp:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timestamp:TimerUDB:Clk_Ctl_i\,
		control=>(\Timestamp:TimerUDB:control_7\, \Timestamp:TimerUDB:control_6\, \Timestamp:TimerUDB:control_5\, \Timestamp:TimerUDB:control_4\,
			\Timestamp:TimerUDB:control_3\, \Timestamp:TimerUDB:control_2\, \Timestamp:TimerUDB:control_1\, \Timestamp:TimerUDB:control_0\));
\Timestamp:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timestamp:TimerUDB:status_3\,
			\Timestamp:TimerUDB:status_2\, \Timestamp:TimerUDB:capt_fifo_load\, \Timestamp:TimerUDB:status_tc\),
		interrupt=>\Timestamp:Net_55\);
\Timestamp:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timestamp:TimerUDB:control_7\, \Timestamp:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timestamp:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timestamp:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timestamp:TimerUDB:status_3\,
		f0_blk_stat=>\Timestamp:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
slc_cs:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6424d8e8-ad9e-4f11-a129-f6a6b594f2fb",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_2213,
		analog=>(open),
		io=>(tmpIO_0__slc_cs_net_0),
		siovref=>(tmpSIOVREF__slc_cs_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slc_cs_net_0);
isr_START:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3025);
isr_STOP:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3026);
\MIS_Debug:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\MIS_Debug:control_7\, \MIS_Debug:control_6\, \MIS_Debug:control_5\, \MIS_Debug:control_4\,
			\MIS_Debug:control_3\, \MIS_Debug:control_2\, \MIS_Debug:control_1\, \MIS_Debug:control_0\));
SIG1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"848cb00d-c6e1-43ad-8058-062ccedd47ef",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3172,
		analog=>(open),
		io=>(tmpIO_0__SIG1_net_0),
		siovref=>(tmpSIOVREF__SIG1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SIG1_net_0);
slv_mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3a26a56-d9f9-4551-8379-828b44629d3d",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3048,
		analog=>(open),
		io=>(tmpIO_0__slv_mosi_net_0),
		siovref=>(tmpSIOVREF__slv_mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slv_mosi_net_0);
slv_miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5bea547f-146e-465e-bb42-0be04790f515",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_3047,
		fb=>(tmpFB_0__slv_miso_net_0),
		analog=>(open),
		io=>(tmpIO_0__slv_miso_net_0),
		siovref=>(tmpSIOVREF__slv_miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slv_miso_net_0);
slv_clk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a5b74c2c-40a0-4aae-b49a-566107c8f89b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3049,
		analog=>(open),
		io=>(tmpIO_0__slv_clk_net_0),
		siovref=>(tmpSIOVREF__slv_clk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__slv_clk_net_0);
\SPIS:BSPIS:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>ccc,
		enable=>one,
		clock_out=>\SPIS:BSPIS:clock_fin\);
\SPIS:BSPIS:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_3049,
		enable=>one,
		clock_out=>\SPIS:BSPIS:prc_clk\);
\SPIS:BSPIS:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS:BSPIS:dp_clk_src\,
		enable=>one,
		clock_out=>\SPIS:BSPIS:dp_clock\);
\SPIS:BSPIS:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:tx_load\,
		sc_out=>\SPIS:BSPIS:dpcounter_one_fin\);
\SPIS:BSPIS:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		sc_out=>\SPIS:BSPIS:miso_tx_empty_reg_fin\);
\SPIS:BSPIS:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:mosi_buf_overrun\,
		sc_out=>\SPIS:BSPIS:mosi_buf_overrun_reg\);
\SPIS:BSPIS:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		sc_out=>\SPIS:BSPIS:dpMOSI_fifo_full_reg\);
\SPIS:BSPIS:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS:BSPIS:dp_clock\,
		reset=>Net_2213,
		load=>zero,
		enable=>\SPIS:BSPIS:inv_ss\,
		count=>(\SPIS:BSPIS:count_6\, \SPIS:BSPIS:count_5\, \SPIS:BSPIS:count_4\, \SPIS:BSPIS:count_3\,
			\SPIS:BSPIS:count_2\, \SPIS:BSPIS:count_1\, \SPIS:BSPIS:count_0\),
		tc=>open);
\SPIS:BSPIS:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:byte_complete\, zero, zero, zero,
			\SPIS:BSPIS:miso_tx_empty_reg_fin\, \SPIS:BSPIS:tx_status_1\, \SPIS:BSPIS:tx_status_0\),
		interrupt=>Net_2897);
\SPIS:BSPIS:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:dpMOSI_fifo_full_reg\, \SPIS:BSPIS:rx_buf_overrun\, \SPIS:BSPIS:rx_status_4\, \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_2899);
\SPIS:BSPIS:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(\SPIS:BSPIS:inv_ss\, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:miso_from_dp\,
		f0_bus_stat=>\SPIS:BSPIS:tx_status_1\,
		f0_blk_stat=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS:BSPIS:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2899);
\SPIS:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2897);
spiclk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2fd1cdee-288a-4959-b9b8-65f7573bc59d",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>ccc,
		dig_domain_out=>open);
\SPIM:RxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2904);
\SPIM:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>ccc,
		enable=>one,
		clock_out=>\SPIM:BSPIM:clk_fin\);
\SPIM:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM:BSPIM:cnt_enable\,
		count=>(\SPIM:BSPIM:count_6\, \SPIM:BSPIM:count_5\, \SPIM:BSPIM:count_4\, \SPIM:BSPIM:count_3\,
			\SPIM:BSPIM:count_2\, \SPIM:BSPIM:count_1\, \SPIM:BSPIM:count_0\),
		tc=>\SPIM:BSPIM:cnt_tc\);
\SPIM:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM:BSPIM:tx_status_4\, \SPIM:BSPIM:load_rx_data\,
			\SPIM:BSPIM:tx_status_2\, \SPIM:BSPIM:tx_status_1\, \SPIM:BSPIM:tx_status_0\),
		interrupt=>Net_2906);
\SPIM:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM:BSPIM:clk_fin\,
		status=>(\SPIM:BSPIM:rx_status_6\, \SPIM:BSPIM:rx_status_5\, \SPIM:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2904);
\SPIM:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		cs_addr=>(\SPIM:BSPIM:state_2\, \SPIM:BSPIM:state_1\, \SPIM:BSPIM:state_0\),
		route_si=>Net_3055,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM:TxInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2906);
\PulseCounter_3:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\);
\PulseCounter_3:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_3:CounterUDB:Clk_Ctl_i\);
\PulseCounter_3:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_3:CounterUDB:Clk_Ctl_i\,
		control=>(\PulseCounter_3:CounterUDB:control_7\, \PulseCounter_3:CounterUDB:control_6\, \PulseCounter_3:CounterUDB:control_5\, \PulseCounter_3:CounterUDB:control_4\,
			\PulseCounter_3:CounterUDB:control_3\, \PulseCounter_3:CounterUDB:control_2\, \PulseCounter_3:CounterUDB:control_1\, \PulseCounter_3:CounterUDB:control_0\));
\PulseCounter_3:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PulseCounter_3:CounterUDB:status_6\, \PulseCounter_3:CounterUDB:status_5\, zero, zero,
			\PulseCounter_3:CounterUDB:status_2\, \PulseCounter_3:CounterUDB:status_1\, \PulseCounter_3:CounterUDB:status_0\),
		interrupt=>\PulseCounter_3:Net_43\);
\PulseCounter_3:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \PulseCounter_3:CounterUDB:count_enable\, \PulseCounter_3:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PulseCounter_3:CounterUDB:reload\,
		cl0=>\PulseCounter_3:CounterUDB:nc42\,
		z0=>\PulseCounter_3:CounterUDB:status_1\,
		ff0=>\PulseCounter_3:CounterUDB:per_FF\,
		ce1=>\PulseCounter_3:CounterUDB:cmp_equal\,
		cl1=>\PulseCounter_3:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PulseCounter_3:CounterUDB:status_6\,
		f0_blk_stat=>\PulseCounter_3:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BurstTimeout_3:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>clk,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>Net_2859,
		tc=>Net_2865,
		compare=>\BurstTimeout_3:Net_261\,
		interrupt=>\BurstTimeout_3:Net_57\);
isr_Capture_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>BurstDetector_3);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7c781df3-1219-45d4-8170-9725ba7e77dc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>BurstDetector_3,
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4408ec45-d0b8-477e-8547-a41e70baefd9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PulseCounterEN_3,
		fb=>(tmpFB_0__Pin_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
isr_PulseCounter_3:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2850);
\PulseCounter_4:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\);
\PulseCounter_4:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\PulseCounter_4:CounterUDB:Clk_Ctl_i\);
\PulseCounter_4:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_4:CounterUDB:Clk_Ctl_i\,
		control=>(\PulseCounter_4:CounterUDB:control_7\, \PulseCounter_4:CounterUDB:control_6\, \PulseCounter_4:CounterUDB:control_5\, \PulseCounter_4:CounterUDB:control_4\,
			\PulseCounter_4:CounterUDB:control_3\, \PulseCounter_4:CounterUDB:control_2\, \PulseCounter_4:CounterUDB:control_1\, \PulseCounter_4:CounterUDB:control_0\));
\PulseCounter_4:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		status=>(\PulseCounter_4:CounterUDB:status_6\, \PulseCounter_4:CounterUDB:status_5\, zero, zero,
			\PulseCounter_4:CounterUDB:status_2\, \PulseCounter_4:CounterUDB:status_1\, \PulseCounter_4:CounterUDB:status_0\),
		interrupt=>\PulseCounter_4:Net_43\);
\PulseCounter_4:CounterUDB:sC8:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(one, \PulseCounter_4:CounterUDB:count_enable\, \PulseCounter_4:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PulseCounter_4:CounterUDB:reload\,
		cl0=>\PulseCounter_4:CounterUDB:nc42\,
		z0=>\PulseCounter_4:CounterUDB:status_1\,
		ff0=>\PulseCounter_4:CounterUDB:per_FF\,
		ce1=>\PulseCounter_4:CounterUDB:cmp_equal\,
		cl1=>\PulseCounter_4:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\PulseCounter_4:CounterUDB:status_6\,
		f0_blk_stat=>\PulseCounter_4:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\BurstTimeout_4:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>clk,
		kill=>zero,
		enable=>one,
		capture=>zero,
		timer_reset=>Net_2883,
		tc=>Net_2889,
		compare=>\BurstTimeout_4:Net_261\,
		interrupt=>\BurstTimeout_4:Net_57\);
isr_Capture_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>BurstDetector_4);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"afc002c4-b80a-4042-bb4a-d58e06893708",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>BurstDetector_4,
		fb=>(tmpFB_0__Pin_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9a8f7138-61f4-440c-acd5-d0973a1e6ff1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PulseCounterEN_4,
		fb=>(tmpFB_0__Pin_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
isr_PulseCounter_4:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2874);
\QuadDec_2:Cnt16:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\);
\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\);
\QuadDec_2:Cnt16:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\QuadDec_2:Cnt16:CounterUDB:Clk_Ctl_i\,
		control=>(\QuadDec_2:Cnt16:CounterUDB:control_7\, \QuadDec_2:Cnt16:CounterUDB:control_6\, \QuadDec_2:Cnt16:CounterUDB:control_5\, \QuadDec_2:Cnt16:CounterUDB:control_4\,
			\QuadDec_2:Cnt16:CounterUDB:control_3\, \QuadDec_2:Cnt16:CounterUDB:control_2\, \QuadDec_2:Cnt16:CounterUDB:control_1\, \QuadDec_2:Cnt16:CounterUDB:control_0\));
\QuadDec_2:Cnt16:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\QuadDec_2:Net_1260\,
		clock=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		status=>(\QuadDec_2:Cnt16:CounterUDB:status_6\, \QuadDec_2:Cnt16:CounterUDB:status_5\, zero, \QuadDec_2:Cnt16:CounterUDB:status_3\,
			\QuadDec_2:Cnt16:CounterUDB:status_2\, \QuadDec_2:Cnt16:CounterUDB:status_1\, \QuadDec_2:Cnt16:CounterUDB:status_0\),
		interrupt=>\QuadDec_2:Cnt16:Net_43\);
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_2:Net_1251\, \QuadDec_2:Cnt16:CounterUDB:count_enable\, \QuadDec_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_2:Cnt16:CounterUDB:nc16\,
		cl0=>\QuadDec_2:Cnt16:CounterUDB:nc17\,
		z0=>\QuadDec_2:Cnt16:CounterUDB:nc1\,
		ff0=>\QuadDec_2:Cnt16:CounterUDB:nc10\,
		ce1=>\QuadDec_2:Cnt16:CounterUDB:nc2\,
		cl1=>\QuadDec_2:Cnt16:CounterUDB:nc3\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_2:Cnt16:CounterUDB:nc30\,
		f0_blk_stat=>\QuadDec_2:Cnt16:CounterUDB:nc31\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sol=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		msbi=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		cfbi=>zero,
		cfbo=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(\QuadDec_2:Net_1251\, \QuadDec_2:Cnt16:CounterUDB:count_enable\, \QuadDec_2:Cnt16:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\QuadDec_2:Cnt16:CounterUDB:per_equal\,
		cl0=>\QuadDec_2:Cnt16:CounterUDB:nc43\,
		z0=>\QuadDec_2:Cnt16:CounterUDB:status_1\,
		ff0=>\QuadDec_2:Cnt16:CounterUDB:overflow\,
		ce1=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		cl1=>\QuadDec_2:Cnt16:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\QuadDec_2:Cnt16:CounterUDB:status_6\,
		f0_blk_stat=>\QuadDec_2:Cnt16:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:carry\,
		co=>open,
		sir=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_left\,
		sor=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:msb\,
		cei=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_lt_0\),
		clo=>open,
		zi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_zero_0\),
		zo=>open,
		fi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cmp_ff_0\),
		fo=>open,
		capi=>(\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_1\, \QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cap_0\),
		capo=>open,
		cfbi=>\QuadDec_2:Cnt16:CounterUDB:sC16:counterdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\QuadDec_2:bQuadDec:CtrlClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\QuadDec_2:bQuadDec:sync_clock\);
\QuadDec_2:bQuadDec:genblk1:DelayA1\:cy_dff
	PORT MAP(d=>MIS_IN3,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_0\);
\QuadDec_2:bQuadDec:genblk1:DelayA2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_delayed_0\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_1\);
\QuadDec_2:bQuadDec:genblk1:DelayA3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_delayed_1\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_delayed_2\);
\QuadDec_2:bQuadDec:genblk1:DelayB1\:cy_dff
	PORT MAP(d=>MIS_IN4,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_0\);
\QuadDec_2:bQuadDec:genblk1:DelayB2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_delayed_0\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_1\);
\QuadDec_2:bQuadDec:genblk1:DelayB3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_delayed_1\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_delayed_2\);
\QuadDec_2:bQuadDec:Stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001111",
		cy_int_mask=>"0001111")
	PORT MAP(reset=>zero,
		clock=>\QuadDec_2:bQuadDec:sync_clock\,
		status=>(zero, zero, zero, \QuadDec_2:bQuadDec:error\,
			\QuadDec_2:Net_1260\, \QuadDec_2:Net_611\, \QuadDec_2:Net_530\),
		interrupt=>Net_2934);
isr_QuadDec_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2934);
ctl6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"69a25187-299a-4d89-9229-f1f3dfdc17e5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>MIS_IN1,
		fb=>(tmpFB_0__ctl6_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctl6_net_0),
		siovref=>(tmpSIOVREF__ctl6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctl6_net_0);
ctl9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"80aef85e-d0d5-4eae-907f-ba89c5cc9590",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>MIS_IN2,
		fb=>(tmpFB_0__ctl9_net_0),
		analog=>(open),
		io=>(tmpIO_0__ctl9_net_0),
		siovref=>(tmpSIOVREF__ctl9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ctl9_net_0);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_263);
GREEN:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_3184, Net_263));
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2806, Net_3184));
LED1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c35a0d5c-67d2-4aa0-94c6-7a420d270400",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>MIS_IN1,
		fb=>(tmpFB_0__LED1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED1_net_0),
		siovref=>(tmpSIOVREF__LED1_net_0),
		annotation=>Net_2806,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED1_net_0);
isr_TURN_CONT_MODE:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3086);
isr_TURN_OFF_CONT_MODE:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_3087);
T2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f676dfc3-abab-4d82-90f0-95261bc52c31",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_3085,
		analog=>(open),
		io=>(tmpIO_0__T2_net_0),
		siovref=>(tmpSIOVREF__T2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__T2_net_0);
GND_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_3115);
RED:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_3114, Net_3115));
R_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_3112, Net_3114));
LED2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da8b2333-cef0-4312-89aa-d32830faeb7a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>BurstDetector_1,
		fb=>(tmpFB_0__LED2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED2_net_0),
		siovref=>(tmpSIOVREF__LED2_net_0),
		annotation=>Net_3112,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED2_net_0);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\GlitchFilter_1:op_clk\);
\GlitchFilter_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\GlitchFilter_2:op_clk\);
\GlitchFilter_3:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\GlitchFilter_3:op_clk\);
\GlitchFilter_4:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>clk,
		enable=>one,
		clock_out=>\GlitchFilter_4:op_clk\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_34:cy_dff
	PORT MAP(d=>Net_34D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_34);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_1\);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:pollcount_0\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
Net_3057:cy_dff
	PORT MAP(d=>Net_3057D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_3057);
Net_2902:cy_dff
	PORT MAP(d=>Net_2902D,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_2902);
\EdgeDetect_5:last\:cy_dff
	PORT MAP(d=>Net_2213,
		clk=>clk,
		q=>\EdgeDetect_5:last\);
\QuadDec_1:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1251\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1251\);
\QuadDec_1:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCapture\);
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_1:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1275\);
\QuadDec_1:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:prevCompare\);
\QuadDec_1:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Net_1264\);
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\,
		clk=>\QuadDec_1:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_1:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_1:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_1:Net_1203\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1203\);
\QuadDec_1:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_A_filt\);
\QuadDec_1:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:quad_B_filt\);
\QuadDec_1:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_2\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:Net_1260\);
\QuadDec_1:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_3\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:error\);
\QuadDec_1:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_1\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_1\);
\QuadDec_1:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_1:bQuadDec:state_0\\D\,
		clk=>\QuadDec_1:bQuadDec:sync_clock\,
		q=>\QuadDec_1:bQuadDec:state_0\);
\BurstTimeout_1:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\BurstTimeout_1:TimerUDB:capture_last\);
\BurstTimeout_1:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\BurstTimeout_1:TimerUDB:status_tc\,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_1414);
\BurstTimeout_1:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\BurstTimeout_1:TimerUDB:control_7\,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\BurstTimeout_1:TimerUDB:hwEnable_reg\);
\BurstTimeout_1:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\BurstTimeout_1:TimerUDB:ClockOutFromEnBlock\,
		q=>\BurstTimeout_1:TimerUDB:capture_out_reg_i\);
cy_srff_1:cy_dff
	PORT MAP(d=>cy_srff_1D,
		clk=>clk,
		q=>Net_2619);
\PulseCounter_1:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:prevCapture\);
\PulseCounter_1:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_1:CounterUDB:reload\,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:overflow_reg_i\);
\PulseCounter_1:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:underflow_reg_i\);
\PulseCounter_1:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_1:CounterUDB:reload\,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_1468);
\PulseCounter_1:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PulseCounter_1:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:prevCompare\);
\PulseCounter_1:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_1:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:cmp_out_reg_i\);
\PulseCounter_1:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_3069,
		clk=>\PulseCounter_1:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_1:CounterUDB:count_stored_i\);
cy_srff_3:cy_dff
	PORT MAP(d=>cy_srff_3D,
		clk=>clk,
		q=>PulseCounterEN_1);
cy_srff_4:cy_dff
	PORT MAP(d=>cy_srff_4D,
		clk=>clk,
		q=>BurstDetector_1);
cy_srff_6:cy_dff
	PORT MAP(d=>cy_srff_6D,
		clk=>clk,
		q=>BurstDetector_2);
cy_srff_5:cy_dff
	PORT MAP(d=>cy_srff_5D,
		clk=>clk,
		q=>PulseCounterEN_2);
cy_srff_2:cy_dff
	PORT MAP(d=>cy_srff_2D,
		clk=>clk,
		q=>Net_2721);
\PulseCounter_2:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:prevCapture\);
\PulseCounter_2:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_2:CounterUDB:reload\,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:overflow_reg_i\);
\PulseCounter_2:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:underflow_reg_i\);
\PulseCounter_2:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_2:CounterUDB:reload\,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_2705);
\PulseCounter_2:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PulseCounter_2:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:prevCompare\);
\PulseCounter_2:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_2:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:cmp_out_reg_i\);
\PulseCounter_2:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_2713,
		clk=>\PulseCounter_2:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_2:CounterUDB:count_stored_i\);
\Timestamp:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timestamp:TimerUDB:capture_last\);
\Timestamp:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timestamp:TimerUDB:status_tc\,
		clk=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		q=>Net_2692);
\Timestamp:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timestamp:TimerUDB:control_7\,
		clk=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timestamp:TimerUDB:hwEnable_reg\);
\Timestamp:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timestamp:TimerUDB:capt_fifo_load\,
		clk=>\Timestamp:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timestamp:TimerUDB:capture_out_reg_i\);
\EdgeDetect_2:last\:cy_dff
	PORT MAP(d=>Net_3131,
		clk=>clk,
		q=>\EdgeDetect_2:last\);
\EdgeDetect_4:last\:cy_dff
	PORT MAP(d=>Net_3172,
		clk=>clk,
		q=>\EdgeDetect_4:last\);
\EdgeDetect_1:last\:cy_dff
	PORT MAP(d=>Net_3138,
		clk=>clk,
		q=>\EdgeDetect_1:last\);
\EdgeDetect_3:last\:cy_dff
	PORT MAP(d=>Net_3172,
		clk=>clk,
		q=>\EdgeDetect_3:last\);
\SPIS:BSPIS:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:dpcounter_one_fin\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:dpcounter_one_reg\);
\SPIS:BSPIS:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:mosi_buf_overrun_reg\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:mosi_buf_overrun_fin\);
\SPIS:BSPIS:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_3048,
		clk=>\SPIS:BSPIS:prc_clk\,
		q=>\SPIS:BSPIS:mosi_tmp\);
\SPIM:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:so_send_reg\);
\SPIM:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_reg\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>Net_3056);
\SPIM:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_2\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_2\);
\SPIM:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_1\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_1\);
\SPIM:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:state_0\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:state_0\);
\SPIM:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_pre_reg\);
\SPIM:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_cond\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:load_cond\);
\SPIM:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:load_rx_data\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:dpcounter_one_reg\);
\SPIM:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:mosi_from_dp\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:mosi_from_dp_reg\);
\SPIM:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:ld_ident\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:ld_ident\);
\SPIM:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM:BSPIM:cnt_enable\\D\,
		clk=>\SPIM:BSPIM:clk_fin\,
		q=>\SPIM:BSPIM:cnt_enable\);
\PulseCounter_3:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:prevCapture\);
\PulseCounter_3:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_3:CounterUDB:reload\,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:overflow_reg_i\);
\PulseCounter_3:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:underflow_reg_i\);
\PulseCounter_3:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_3:CounterUDB:reload\,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_2850);
\PulseCounter_3:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PulseCounter_3:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:prevCompare\);
\PulseCounter_3:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_3:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:cmp_out_reg_i\);
\PulseCounter_3:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_2858,
		clk=>\PulseCounter_3:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_3:CounterUDB:count_stored_i\);
cy_srff_7:cy_dff
	PORT MAP(d=>cy_srff_7D,
		clk=>clk,
		q=>cy_srff_7);
cy_srff_8:cy_dff
	PORT MAP(d=>cy_srff_8D,
		clk=>clk,
		q=>PulseCounterEN_3);
cy_srff_9:cy_dff
	PORT MAP(d=>cy_srff_9D,
		clk=>clk,
		q=>BurstDetector_3);
\EdgeDetect_6:last\:cy_dff
	PORT MAP(d=>Net_3134,
		clk=>clk,
		q=>\EdgeDetect_6:last\);
\PulseCounter_4:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:prevCapture\);
\PulseCounter_4:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_4:CounterUDB:reload\,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:overflow_reg_i\);
\PulseCounter_4:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:underflow_reg_i\);
\PulseCounter_4:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_4:CounterUDB:reload\,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_2874);
\PulseCounter_4:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\PulseCounter_4:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:prevCompare\);
\PulseCounter_4:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\PulseCounter_4:CounterUDB:cmp_out_i\,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:cmp_out_reg_i\);
\PulseCounter_4:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_2882,
		clk=>\PulseCounter_4:CounterUDB:ClockOutFromEnBlock\,
		q=>\PulseCounter_4:CounterUDB:count_stored_i\);
cy_srff_10:cy_dff
	PORT MAP(d=>cy_srff_10D,
		clk=>clk,
		q=>cy_srff_10);
cy_srff_11:cy_dff
	PORT MAP(d=>cy_srff_11D,
		clk=>clk,
		q=>PulseCounterEN_4);
cy_srff_12:cy_dff
	PORT MAP(d=>cy_srff_12D,
		clk=>clk,
		q=>BurstDetector_4);
\EdgeDetect_7:last\:cy_dff
	PORT MAP(d=>Net_3137,
		clk=>clk,
		q=>\EdgeDetect_7:last\);
\QuadDec_2:Net_1251\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1251\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1251\);
\QuadDec_2:Cnt16:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:prevCapture\);
\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:overflow\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:overflow_reg_i\);
\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:status_1\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:underflow_reg_i\);
\QuadDec_2:Cnt16:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:reload_tc\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Net_1275\);
\QuadDec_2:Cnt16:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:prevCompare\);
\QuadDec_2:Cnt16:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Cnt16:CounterUDB:cmp_out_i\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Net_1264\);
\QuadDec_2:Cnt16:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1203\,
		clk=>\QuadDec_2:Cnt16:CounterUDB:ClockOutFromEnBlock\,
		q=>\QuadDec_2:Cnt16:CounterUDB:count_stored_i\);
\QuadDec_2:Net_1203\:cy_dff
	PORT MAP(d=>\QuadDec_2:Net_1203\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1203\);
\QuadDec_2:bQuadDec:quad_A_filt\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_A_filt\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_A_filt\);
\QuadDec_2:bQuadDec:quad_B_filt\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:quad_B_filt\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:quad_B_filt\);
\QuadDec_2:bQuadDec:state_2\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_2\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:Net_1260\);
\QuadDec_2:bQuadDec:state_3\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_3\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:error\);
\QuadDec_2:bQuadDec:state_1\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_1\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:state_1\);
\QuadDec_2:bQuadDec:state_0\:cy_dff
	PORT MAP(d=>\QuadDec_2:bQuadDec:state_0\\D\,
		clk=>\QuadDec_2:bQuadDec:sync_clock\,
		q=>\QuadDec_2:bQuadDec:state_0\);
\EdgeDetect_8:last\:cy_dff
	PORT MAP(d=>Net_3085,
		clk=>clk,
		q=>\EdgeDetect_8:last\);
\EdgeDetect_9:last\:cy_dff
	PORT MAP(d=>Net_3085,
		clk=>clk,
		q=>\EdgeDetect_9:last\);
\GlitchFilter_1:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_3\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_4\);
\GlitchFilter_1:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_3\);
\GlitchFilter_1:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_2\);
\GlitchFilter_1:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_1\);
\GlitchFilter_1:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>MIS_IN1,
		clk=>\GlitchFilter_1:op_clk\,
		q=>\GlitchFilter_1:genblk1[0]:samples_0\);
\GlitchFilter_1:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Net_3138);
\GlitchFilter_2:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_3\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_4\);
\GlitchFilter_2:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_3\);
\GlitchFilter_2:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_2\);
\GlitchFilter_2:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_1\);
\GlitchFilter_2:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>MIS_IN2,
		clk=>\GlitchFilter_2:op_clk\,
		q=>\GlitchFilter_2:genblk1[0]:samples_0\);
\GlitchFilter_2:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_2:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_2:op_clk\,
		q=>Net_3131);
\GlitchFilter_3:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_3\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_4\);
\GlitchFilter_3:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_3\);
\GlitchFilter_3:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_2\);
\GlitchFilter_3:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_1\);
\GlitchFilter_3:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>MIS_IN3,
		clk=>\GlitchFilter_3:op_clk\,
		q=>\GlitchFilter_3:genblk1[0]:samples_0\);
\GlitchFilter_3:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_3:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_3:op_clk\,
		q=>Net_3134);
\GlitchFilter_4:genblk1[0]:samples_4\:cy_dff
	PORT MAP(d=>\GlitchFilter_4:genblk1[0]:samples_3\,
		clk=>\GlitchFilter_4:op_clk\,
		q=>\GlitchFilter_4:genblk1[0]:samples_4\);
\GlitchFilter_4:genblk1[0]:samples_3\:cy_dff
	PORT MAP(d=>\GlitchFilter_4:genblk1[0]:samples_2\,
		clk=>\GlitchFilter_4:op_clk\,
		q=>\GlitchFilter_4:genblk1[0]:samples_3\);
\GlitchFilter_4:genblk1[0]:samples_2\:cy_dff
	PORT MAP(d=>\GlitchFilter_4:genblk1[0]:samples_1\,
		clk=>\GlitchFilter_4:op_clk\,
		q=>\GlitchFilter_4:genblk1[0]:samples_2\);
\GlitchFilter_4:genblk1[0]:samples_1\:cy_dff
	PORT MAP(d=>\GlitchFilter_4:genblk1[0]:samples_0\,
		clk=>\GlitchFilter_4:op_clk\,
		q=>\GlitchFilter_4:genblk1[0]:samples_1\);
\GlitchFilter_4:genblk1[0]:samples_0\:cy_dff
	PORT MAP(d=>MIS_IN4,
		clk=>\GlitchFilter_4:op_clk\,
		q=>\GlitchFilter_4:genblk1[0]:samples_0\);
\GlitchFilter_4:genblk1[0]:last_state\:cy_dff
	PORT MAP(d=>\GlitchFilter_4:genblk1[0]:last_state\\D\,
		clk=>\GlitchFilter_4:op_clk\,
		q=>Net_3137);

END R_T_L;
