Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: memory.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "memory.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "memory"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : memory
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "memory.v" in library work
Module <memory> compiled
No errors in compilation
Analysis of file <"memory.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <memory> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <memory>.
INFO:Xst:2546 - "memory.v" line 34: reading initialization file "memfile.dat".
WARNING:Xst:2319 - "memory.v" line 34: Signal mem in initial block is partially initialized. The initialization will be ignored.
Module <memory> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <memory>.
    Related source file is "memory.v".
    Found 8-bit 4-to-1 multiplexer for signal <memdata>.
    Found 32-bit 64-to-1 multiplexer for signal <word>.
INFO:Xst:738 - HDL ADVISOR - 2048 flip-flops were inferred for signal <mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  40 Multiplexer(s).
Unit <memory> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 1-bit register                                        : 2048
# Multiplexers                                         : 2
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048
# Multiplexers                                         : 2
 32-bit 64-to-1 multiplexer                            : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <memory> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block memory, actual ratio is 242.
Optimizing block <memory> to meet ratio 100 (+ 5) of 704 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <memory>, final ratio is 242.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2048
 Flip-Flops                                            : 2048

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : memory.ngr
Top Level Output File Name         : memory
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 2316
#      LUT3                        : 1332
#      MUXF5                       : 528
#      MUXF6                       : 264
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 2048
#      FDE                         : 2048
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 17
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                     1706  out of    704   242% (*) 
 Number of Slice Flip Flops:           2048  out of   1408   145% (*) 
 Number of 4 input LUTs:               1332  out of   1408    94%  
 Number of IOs:                          26
 Number of bonded IOBs:                  26  out of    108    24%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2048  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 5.192ns
   Maximum output required time after clock: 8.632ns
   Maximum combinational path delay: 9.844ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 20480 / 4096
-------------------------------------------------------------------------
Offset:              5.192ns (Levels of Logic = 3)
  Source:            adr<3> (PAD)
  Destination:       mem<3>_7 (FF)
  Destination Clock: clk rising

  Data Path: adr<3> to mem<3>_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           520   0.824   1.307  adr_3_IBUF (adr_3_IBUF)
     LUT3:I0->O           32   0.561   1.139  not0006_and000011 (N4)
     LUT3:I1->O            8   0.562   0.643  mem<6>_7_not00001 (mem<6>_7_not0000)
     FDE:CE                    0.156          mem<6>_7
    ----------------------------------------
    Total                      5.192ns (2.103ns logic, 3.089ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2048 / 8
-------------------------------------------------------------------------
Offset:              8.632ns (Levels of Logic = 9)
  Source:            mem<0>_7 (FF)
  Destination:       memdata<7> (PAD)
  Source Clock:      clk rising

  Data Path: mem<0>_7 to memdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.495   0.423  mem<0>_7 (mem<0>_7)
     LUT3:I1->O            1   0.562   0.000  Mmux_memdata_1751 (Mmux_memdata_1751)
     MUXF5:I0->O           1   0.229   0.000  Mmux_memdata_15_f5_43 (Mmux_memdata_15_f544)
     MUXF6:I0->O           1   0.239   0.000  Mmux_memdata_13_f6_36 (Mmux_memdata_13_f637)
     MUXF7:I0->O           1   0.239   0.000  Mmux_memdata_11_f7_29 (Mmux_memdata_11_f730)
     MUXF8:I0->O           1   0.239   0.423  Mmux_memdata_9_f8_22 (Mmux_memdata_9_f823)
     LUT3:I1->O            1   0.562   0.000  Mmux_memdata_67 (Mmux_memdata_67)
     MUXF5:I0->O           1   0.229   0.000  Mmux_memdata_4_f5_6 (Mmux_memdata_4_f57)
     MUXF6:I0->O           1   0.239   0.357  Mmux_memdata_2_f6_6 (memdata_7_OBUF)
     OBUF:I->O                 4.396          memdata_7_OBUF (memdata<7>)
    ----------------------------------------
    Total                      8.632ns (7.429ns logic, 1.203ns route)
                                       (86.1% logic, 13.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2040 / 8
-------------------------------------------------------------------------
Delay:               9.844ns (Levels of Logic = 10)
  Source:            adr<2> (PAD)
  Destination:       memdata<7> (PAD)

  Data Path: adr<2> to memdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1032   0.824   1.307  adr_2_IBUF (adr_2_IBUF)
     LUT3:I0->O            1   0.561   0.000  Mmux_memdata_11 (Mmux_memdata_11)
     MUXF5:I1->O           1   0.229   0.000  Mmux_memdata_10_f5 (Mmux_memdata_10_f5)
     MUXF6:I1->O           1   0.239   0.000  Mmux_memdata_9_f6 (Mmux_memdata_9_f6)
     MUXF7:I1->O           1   0.239   0.000  Mmux_memdata_8_f7 (Mmux_memdata_8_f7)
     MUXF8:I1->O           1   0.239   0.423  Mmux_memdata_7_f8 (Mmux_memdata_7_f8)
     LUT3:I1->O            1   0.562   0.000  Mmux_memdata_4 (Mmux_memdata_4)
     MUXF5:I1->O           1   0.229   0.000  Mmux_memdata_3_f5 (Mmux_memdata_3_f5)
     MUXF6:I1->O           1   0.239   0.357  Mmux_memdata_2_f6 (memdata_0_OBUF)
     OBUF:I->O                 4.396          memdata_0_OBUF (memdata<0>)
    ----------------------------------------
    Total                      9.844ns (7.757ns logic, 2.087ns route)
                                       (78.8% logic, 21.2% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.21 secs
 
--> 

Total memory usage is 303204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    2 (   0 filtered)

