// Seed: 538854973
module module_0 (
    input wor id_0,
    input supply0 id_1
);
endmodule
module module_1 (
    input uwire id_0,
    output wor id_1,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    input tri void id_5,
    output uwire id_6,
    output supply0 id_7,
    input tri id_8,
    input tri id_9,
    input supply1 id_10,
    input uwire id_11,
    input wire id_12,
    input wire id_13,
    output tri1 id_14,
    input supply1 id_15,
    input wand id_16,
    input wire id_17,
    input wor id_18,
    input supply0 id_19,
    output supply1 id_20,
    input wand id_21,
    output supply1 id_22,
    output supply0 id_23,
    input supply1 id_24,
    input tri id_25,
    input wor id_26,
    output tri1 id_27
);
  tri id_29 = (1'b0) - 1, id_30, id_31, id_32;
  final if (id_13) id_2 = 1;
  module_0(
      id_19, id_0
  ); id_33(
      1
  );
  final assert (1'b0 - id_32) id_27 = 1;
endmodule
