$date
	Thu Feb 29 02:50:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tristate_tb $end
$var wire 1 ! out $end
$var reg 1 " ctrl $end
$var reg 1 # in $end
$scope module uut $end
$var wire 1 " ctrl $end
$var wire 1 # in $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#10
1!
1#
1"
#20
z!
0"
#21
