FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * arch/sh/kernel/cpu/sh3/clock-sh7706.c
 *
 * SH7706 support for the clock framework
 *
 *  Copyright (C) 2006  Takashi YOSHII
 *
 * Based on arch/sh/kernel/cpu/sh3/clock-sh7709.c
 *  Copyright (C) 2005  Andriy Skulysh
 */
#include <linux/init.h>
#include <linux/kernel.h>
#include <asm/clock.h>
/* bench 6484.3.0 42f77e505c35 */
/* bench 6484.3.1 040befdf9774 */
/* bench 6484.3.2 fbee18072d32 */
/* bench 6484.3.3 91c6800caf11 */
/* bench 6484.3.4 db24638b0e56 */
/* bench 6484.3.5 4776f9d3fe96 */
/* bench 6484.3.6 513ad232b9de */
/* bench 6484.3.7 cb9137cfdd5e */
/* bench 6484.3.8 01297d3aa920 */
/* bench 6484.3.9 472a494087dc */
/* bench 6484.3.10 60caabc3cfee */
/* bench 6484.3.11 a4e18eb081fc */
/* bench 6484.3.12 664f9123375b */
/* bench 6484.3.13 b1f40ffc1f67 */

static int stc_multipliers[] = { 1, 2, 4, 1, 3, 6, 1, 1 };
static int ifc_divisors[]    = { 1, 2, 4, 1, 3, 1, 1, 1 };
static int pfc_divisors[]    = { 1, 2, 4, 1, 3, 6, 1, 1 };

static void master_clk_init(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);

	clk->rate *= pfc_divisors[idx];
}
/* bench 867.1.0 6e5d75c8748e */
/* bench 867.1.1 ed692436c11d */
/* bench 867.1.2 e67efeb9df94 */
/* bench 867.1.3 3ce0dc81ac7a */
/* bench 867.1.4 6c832247a939 */
/* bench 867.1.5 a3daae7b815e */
/* bench 7906.1.0 9a398f564fb9 */
/* bench 7906.1.1 b3e1c9ab9a26 */
/* bench 7906.1.2 54754da89b97 */
/* bench 7906.1.3 fe52363cbe3c */
/* bench 7906.1.4 b2c4ca684d16 */
/* bench 7906.1.5 a43ce3f24f0f */
/* bench 7906.1.6 af68a2205088 */
/* bench 7906.1.7 c16166e97666 */
/* bench 7906.1.8 f4c234cab2f9 */
/* bench 7906.1.9 016e6fe84cd1 */
/* bench 7906.1.10 5382c95db86e */
/* bench 7906.1.11 7c143f7310ce */
/* bench 7906.1.12 fcdeef9ff6d6 */
/* bench 7906.1.13 70c5a72e8371 */
/* bench 7906.1.14 cb657d5b0dfd */
/* bench 867.1.8 ccdf039a1d59 */

static struct sh_clk_ops sh7706_master_clk_ops = {
	.init		= master_clk_init,
};

static unsigned long module_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x2000) >> 11) | (frqcr & 0x0003);

	return clk->parent->rate / pfc_divisors[idx];
}

static struct sh_clk_ops sh7706_module_clk_ops = {
	.recalc		= module_clk_recalc,
};

static unsigned long bus_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x8000) >> 13) | ((frqcr & 0x0030) >> 4);

	return clk->parent->rate / stc_multipliers[idx];
}

static struct sh_clk_ops sh7706_bus_clk_ops = {
	.recalc		= bus_clk_recalc,
};

static unsigned long cpu_clk_recalc(struct clk *clk)
{
	int frqcr = __raw_readw(FRQCR);
	int idx = ((frqcr & 0x4000) >> 12) | ((frqcr & 0x000c) >> 2);

	return clk->parent->rate / ifc_divisors[idx];
}

static struct sh_clk_ops sh7706_cpu_clk_ops = {
	.recalc		= cpu_clk_recalc,
};

static struct sh_clk_ops *sh7706_clk_ops[] = {
	&sh7706_master_clk_ops,
	&sh7706_module_clk_ops,
	&sh7706_bus_clk_ops,
	&sh7706_cpu_clk_ops,
};

void __init arch_init_clk_ops(struct sh_clk_ops **ops, int idx)
{
	if (idx < ARRAY_SIZE(sh7706_clk_ops))
		*ops = sh7706_clk_ops[idx];
}
