

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:8,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
043b95635a922832153c6d07c37ef9b3  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/bfs2/BFS2 "
Parsing file _cuobjdump_complete_output_UDgDub
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_30
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x400d50, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (_1.ptx:53) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:66) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x118 (_1.ptx:81) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x178 (_1.ptx:103) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0 (_1.ptx:119) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e8 (_1.ptx:125) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (_1.ptx:129) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x268 (_1.ptx:163) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a8 (_1.ptx:176) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:194) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_3.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cxVWhd"
Running: cat _ptx_cxVWhd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SD8r7e
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SD8r7e --output-file  /dev/null 2> _ptx_cxVWhdinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=13, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cxVWhd _ptx2_SD8r7e _ptx_cxVWhdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x400e50, fat_cubin_handle = 1
Reading File
Read File
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Copied Everything to GPU memory
Start traversing the tree
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 0 (ipc= 0.0) sim_rate=0 (inst/sec) elapsed = 0:0:00:01 / Sat Apr 14 11:28:49 2018
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 81920 (ipc=81.9) sim_rate=40960 (inst/sec) elapsed = 0:0:00:02 / Sat Apr 14 11:28:50 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1508,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1514,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1520,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1526,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1532,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1544,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 110642 (ipc=31.6) sim_rate=36880 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:28:51 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6263,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 1.
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6264
gpu_sim_insn = 110830
gpu_ipc =      17.6932
gpu_tot_sim_cycle = 6264
gpu_tot_sim_insn = 110830
gpu_tot_ipc =      17.6932
gpu_tot_issued_cta = 8
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 83
gpu_total_sim_rate=36943
RFC_cache:
	RFC_total_cache_accesses = 2736
	RFC_total_cache_misses = 660
	RFC_total_cache_miss_rate = 0.2412
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2054
	L1I_total_cache_misses = 384
	L1I_total_cache_miss_rate = 0.1870
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 89, Miss = 37, Miss_rate = 0.416, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 201
	L1D_total_cache_misses = 65
	L1D_total_cache_miss_rate = 0.3234
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 896
	L1C_total_cache_misses = 256
	L1C_total_cache_miss_rate = 0.2857
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 705
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 640
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 256
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1670
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 384
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 122720
gpgpu_n_tot_w_icount = 3835
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 21
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 8
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 21
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4176	W0_Idle:17402	W0_Scoreboard:8507	W1:251	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3584
traffic_breakdown_coretomem[CONST_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 840 {40:21,}
traffic_breakdown_coretomem[INST_ACC_R] = 200 {8:25,}
traffic_breakdown_memtocore[CONST_ACC_R] = 576 {72:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 168 {8:21,}
traffic_breakdown_memtocore[INST_ACC_R] = 3400 {136:25,}
maxmrqlatency = 15 
maxdqlatency = 0 
maxmflatency = 281 
averagemflatency = 259 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 6263 
mrq_lat_table:79 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	95 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	38 	15 	0 	0 	0 	0 	0 	1 	8 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.750000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 90/19 = 4.736842
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         5         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         5         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 70
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 20
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        377       159    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        157       197    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        222       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        193       151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        207       218    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        262       208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        268       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8223 n_act=6 n_pre=3 n_req=20 n_rd=32 n_write=4 bw_util=0.008708
n_activity=390 dram_eff=0.1846
bk0: 20a 8126i bk1: 10a 8199i bk2: 0a 8266i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 0a 8269i bk11: 0a 8269i bk12: 2a 8252i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00471698
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8229 n_act=4 n_pre=2 n_req=19 n_rd=28 n_write=5 bw_util=0.007983
n_activity=309 dram_eff=0.2136
bk0: 22a 8113i bk1: 6a 8219i bk2: 0a 8264i bk3: 0a 8267i bk4: 0a 8267i bk5: 0a 8267i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8269i bk13: 0a 8269i bk14: 0a 8269i bk15: 0a 8271i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00483793
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8244 n_act=2 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=163 dram_eff=0.2699
bk0: 12a 8220i bk1: 8a 8226i bk2: 0a 8267i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00145138
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8236 n_act=2 n_pre=0 n_req=18 n_rd=24 n_write=6 bw_util=0.007257
n_activity=241 dram_eff=0.249
bk0: 12a 8210i bk1: 12a 8189i bk2: 0a 8268i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x3e41080, atomic=0 1 entries : 0x7f0aa83585f0 :  mf: uid=  5051, sid01:w00, part=4, addr=0x3e410c0, load , size=32, unknown  status = IN_PARTITION_DRAM (6261), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8243 n_act=3 n_pre=0 n_req=12 n_rd=20 n_write=2 bw_util=0.005322
n_activity=177 dram_eff=0.2486
bk0: 8a 8226i bk1: 10a 8210i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8269i bk5: 0a 8269i bk6: 0a 8269i bk7: 0a 8269i bk8: 0a 8269i bk9: 0a 8269i bk10: 2a 8252i bk11: 0a 8267i bk12: 0a 8267i bk13: 0a 8267i bk14: 0a 8267i bk15: 0a 8268i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00133043
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8268 n_nop=8249 n_act=2 n_pre=0 n_req=9 n_rd=16 n_write=1 bw_util=0.004112
n_activity=119 dram_eff=0.2857
bk0: 8a 8237i bk1: 8a 8217i bk2: 0a 8266i bk3: 0a 8268i bk4: 0a 8268i bk5: 0a 8268i bk6: 0a 8268i bk7: 0a 8268i bk8: 0a 8268i bk9: 0a 8268i bk10: 0a 8268i bk11: 0a 8268i bk12: 0a 8268i bk13: 0a 8268i bk14: 0a 8268i bk15: 0a 8269i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 11, Miss_rate = 0.333, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 18, Miss = 11, Miss_rate = 0.611, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 5, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 99
L2_total_cache_misses = 70
L2_total_cache_miss_rate = 0.7071
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 449
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 340
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=395
icnt_total_pkts_simt_to_mem=120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.58586
	minimum = 6
	maximum = 27
Network latency average = 8.88384
	minimum = 6
	maximum = 22
Slowest packet = 97
Flit latency average = 7.82136
	minimum = 6
	maximum = 20
Slowest flit = 7
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Accepted packet rate average = 0.00117071
	minimum = 0 (at node 0)
	maximum = 0.00686462 (at node 1)
Injected flit rate average = 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0225096 (at node 15)
Accepted flit rate average= 0.00304503
	minimum = 0 (at node 0)
	maximum = 0.0205939 (at node 1)
Injected packet length average = 2.60101
Accepted packet length average = 2.60101
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 36943 (inst/sec)
gpgpu_simulation_rate = 2088 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,6264)
GPGPU-Sim uArch: cycles simulated: 6764  inst.: 176078 (ipc=130.5) sim_rate=44019 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:28:52 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(4,0,0) tid=(464,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (783,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (833,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (951,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (974,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (978,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (980,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (986,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (988,6264), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 2 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 2 '_Z7Kernel2PbS_S_S_i' finished on shader 13.
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 989
gpu_sim_insn = 94278
gpu_ipc =      95.3266
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 918
	RFC_total_cache_miss_rate = 0.1824
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 249 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.01471
	minimum = 6
	maximum = 20
Network latency average = 8.68627
	minimum = 6
	maximum = 18
Slowest packet = 198
Flit latency average = 7.24268
	minimum = 6
	maximum = 18
Slowest flit = 515
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Accepted packet rate average = 0.00763959
	minimum = 0 (at node 2)
	maximum = 0.0212336 (at node 19)
Injected flit rate average = 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0940344 (at node 19)
Accepted flit rate average= 0.0179006
	minimum = 0 (at node 2)
	maximum = 0.0505561 (at node 13)
Injected packet length average = 2.34314
Accepted packet length average = 2.34314
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 51277 (inst/sec)
gpgpu_simulation_rate = 1813 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 918
	RFC_total_cache_miss_rate = 0.1824
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 7253
gpu_tot_sim_insn = 205108
gpu_tot_ipc =      28.2791
gpu_tot_issued_cta = 16
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51277
RFC_cache:
	RFC_total_cache_accesses = 5032
	RFC_total_cache_misses = 918
	RFC_total_cache_miss_rate = 0.1824
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3748
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.2006
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 369
	L1D_total_cache_misses = 125
	L1D_total_cache_miss_rate = 0.3388
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 1536
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3125
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 995
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1056
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 223584
gpgpu_n_tot_w_icount = 6987
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77
gpgpu_n_mem_write_global = 61
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8244
gpgpu_n_store_insn = 61
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 49152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4418	W0_Idle:27782	W0_Scoreboard:9709	W1:331	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6656
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 616 {8:77,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2440 {40:61,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10472 {136:77,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 488 {8:61,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 225 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 7252 
mrq_lat_table:104 	1 	8 	5 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	75 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	182 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	76 	16 	0 	0 	0 	0 	0 	1 	8 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0         0      1901         0         0         0 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496         0         0         0         0         0 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan 
dram[1]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.666667  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 119/21 = 5.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         7         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[1]:        11         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         6         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 95
min_bank_accesses = 0!
chip skew: 19/14 = 1.36
number of total write accesses:
dram[0]:         1         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 24
min_bank_accesses = 0!
chip skew: 6/1 = 6.00
average mf latency per bank:
dram[0]:        498       251    none      none      none      none      none      none      none      none      none      none         267    none      none      none  
dram[1]:        205       265    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        246       311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        220       212    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        387       304    none      none      none      none      none      none      none      none         268    none      none      none      none      none  
dram[5]:        315       243    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0         0       267         0         0         0
dram[1]:        273       271         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        268       275         0         0         0         0         0         0         0         0       268         0         0         0         0         0
dram[5]:        270       268         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9522 n_act=6 n_pre=3 n_req=23 n_rd=38 n_write=4 bw_util=0.008775
n_activity=435 dram_eff=0.1931
bk0: 22a 9427i bk1: 14a 9496i bk2: 0a 9571i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 0a 9574i bk11: 0a 9574i bk12: 2a 9557i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00407396
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9528 n_act=4 n_pre=2 n_req=22 n_rd=34 n_write=5 bw_util=0.008148
n_activity=354 dram_eff=0.2203
bk0: 22a 9418i bk1: 12a 9512i bk2: 0a 9569i bk3: 0a 9572i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9574i bk15: 0a 9576i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00417842
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=4 n_pre=2 n_req=17 n_rd=30 n_write=2 bw_util=0.006685
n_activity=297 dram_eff=0.2155
bk0: 20a 9459i bk1: 10a 9525i bk2: 0a 9570i bk3: 0a 9571i bk4: 0a 9572i bk5: 0a 9572i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9574i bk13: 0a 9574i bk14: 0a 9575i bk15: 0a 9575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00407396
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9535 n_act=2 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=286 dram_eff=0.2517
bk0: 16a 9507i bk1: 14a 9490i bk2: 0a 9573i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9534 n_act=3 n_pre=0 n_req=21 n_rd=30 n_write=6 bw_util=0.007521
n_activity=279 dram_eff=0.2581
bk0: 16a 9486i bk1: 12a 9511i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9574i bk5: 0a 9574i bk6: 0a 9574i bk7: 0a 9574i bk8: 0a 9574i bk9: 0a 9574i bk10: 2a 9557i bk11: 0a 9572i bk12: 0a 9572i bk13: 0a 9572i bk14: 0a 9572i bk15: 0a 9573i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00261151
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9573 n_nop=9542 n_act=2 n_pre=0 n_req=15 n_rd=28 n_write=1 bw_util=0.006059
n_activity=202 dram_eff=0.2871
bk0: 16a 9526i bk1: 12a 9514i bk2: 0a 9571i bk3: 0a 9573i bk4: 0a 9573i bk5: 0a 9573i bk6: 0a 9573i bk7: 0a 9573i bk8: 0a 9573i bk9: 0a 9573i bk10: 0a 9573i bk11: 0a 9573i bk12: 0a 9573i bk13: 0a 9573i bk14: 0a 9573i bk15: 0a 9574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 45, Miss = 12, Miss_rate = 0.267, Pending_hits = 9, Reservation_fails = 342
L2_cache_bank[1]: Access = 12, Miss = 7, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30, Miss = 11, Miss_rate = 0.367, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27, Miss = 10, Miss_rate = 0.370, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 9, Miss = 5, Miss_rate = 0.556, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 7, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 9, Miss_rate = 0.409, Pending_hits = 3, Reservation_fails = 99
L2_cache_bank[9]: Access = 10, Miss = 6, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 201
L2_total_cache_misses = 95
L2_total_cache_miss_rate = 0.4726
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=731
icnt_total_pkts_simt_to_mem=262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,7253)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(3,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (392,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 7753  inst.: 311884 (ipc=213.6) sim_rate=62376 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:28:53 2018
GPGPU-Sim uArch: cycles simulated: 8753  inst.: 315695 (ipc=73.7) sim_rate=52615 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:28:54 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2844,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 10253  inst.: 316845 (ipc=37.2) sim_rate=45263 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:28:55 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3357,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3388,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3779,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4001,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4158,7253), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 4159
gpu_sim_insn = 112212
gpu_ipc =      26.9805
gpu_tot_sim_cycle = 11412
gpu_tot_sim_insn = 317320
gpu_tot_ipc =      27.8058
gpu_tot_issued_cta = 24
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=45331
RFC_cache:
	RFC_total_cache_accesses = 9524
	RFC_total_cache_misses = 2295
	RFC_total_cache_miss_rate = 0.2410
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6588
	L1I_total_cache_misses = 794
	L1I_total_cache_miss_rate = 0.1205
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 113, Miss = 45, Miss_rate = 0.398, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[2]: Access = 88, Miss = 32, Miss_rate = 0.364, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 20, Miss = 7, Miss_rate = 0.350, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 28, Miss = 13, Miss_rate = 0.464, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 987
	L1D_total_cache_misses = 368
	L1D_total_cache_miss_rate = 0.3728
	L1D_total_cache_pending_hits = 298
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 2432
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1974
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2495
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1952
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 168
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5794
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 794
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 24, 
gpgpu_n_tot_thrd_icount = 392992
gpgpu_n_tot_w_icount = 12281
gpgpu_n_stall_shd_mem = 1880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 200
gpgpu_n_mem_write_global = 191
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 12700
gpgpu_n_store_insn = 191
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 77824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4759	W0_Idle:43328	W0_Scoreboard:33152	W1:2041	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1600 {8:200,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7640 {40:191,}
traffic_breakdown_coretomem[INST_ACC_R] = 448 {8:56,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27200 {136:200,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1528 {8:191,}
traffic_breakdown_memtocore[INST_ACC_R] = 7616 {136:56,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 197 
max_icnt2mem_latency = 22 
max_icnt2sh_latency = 11411 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	283 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	443 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	197 	18 	0 	0 	0 	0 	0 	1 	8 	62 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        420       283    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        291       419    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        245       356    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        263       339    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        375       302    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        474       316    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14964 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01142
n_activity=843 dram_eff=0.204
bk0: 34a 14835i bk1: 26a 14907i bk2: 0a 15060i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15047i bk12: 2a 15045i bk13: 4a 15041i bk14: 0a 15060i bk15: 4a 15042i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00272208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14998 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007436
n_activity=542 dram_eff=0.2066
bk0: 28a 14874i bk1: 16a 14982i bk2: 0a 15058i bk3: 0a 15061i bk4: 0a 15061i bk5: 0a 15061i bk6: 0a 15062i bk7: 0a 15062i bk8: 0a 15062i bk9: 0a 15063i bk10: 0a 15063i bk11: 2a 15046i bk12: 2a 15046i bk13: 0a 15062i bk14: 0a 15062i bk15: 0a 15065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00265569
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14971 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01102
n_activity=758 dram_eff=0.219
bk0: 40a 14786i bk1: 24a 14924i bk2: 0a 15058i bk3: 0a 15060i bk4: 0a 15061i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15064i bk10: 2a 15047i bk11: 2a 15045i bk12: 0a 15061i bk13: 0a 15062i bk14: 0a 15063i bk15: 0a 15063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00929491
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14994 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.008365
n_activity=541 dram_eff=0.2329
bk0: 26a 14928i bk1: 20a 14954i bk2: 0a 15061i bk3: 0a 15061i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 0a 15063i bk11: 0a 15064i bk12: 2a 15047i bk13: 2a 15045i bk14: 0a 15061i bk15: 2a 15045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000199177
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=14973 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01115
n_activity=700 dram_eff=0.24
bk0: 28a 14888i bk1: 26a 14906i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15063i bk5: 0a 15063i bk6: 0a 15063i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 6a 15035i bk12: 0a 15061i bk13: 0a 15061i bk14: 0a 15061i bk15: 6a 15038i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00577613
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15062 n_nop=15002 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.007303
n_activity=486 dram_eff=0.2263
bk0: 18a 15000i bk1: 24a 14947i bk2: 0a 15060i bk3: 0a 15062i bk4: 0a 15062i bk5: 0a 15062i bk6: 0a 15062i bk7: 0a 15063i bk8: 0a 15063i bk9: 0a 15063i bk10: 2a 15046i bk11: 4a 15041i bk12: 0a 15061i bk13: 0a 15061i bk14: 2a 15045i bk15: 0a 15062i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68, Miss = 18, Miss_rate = 0.265, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 36, Miss = 18, Miss_rate = 0.500, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 54, Miss = 15, Miss_rate = 0.278, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 24, Miss = 9, Miss_rate = 0.375, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 53, Miss = 21, Miss_rate = 0.396, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 34, Miss = 13, Miss_rate = 0.382, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26, Miss = 14, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 15, Miss_rate = 0.333, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 36, Miss = 19, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 11, Miss_rate = 0.393, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28, Miss = 14, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 462
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.3874
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 91
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 122
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1516
icnt_total_pkts_simt_to_mem=653
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.34866
	minimum = 6
	maximum = 15
Network latency average = 7.31418
	minimum = 6
	maximum = 13
Slowest packet = 439
Flit latency average = 6.08333
	minimum = 6
	maximum = 9
Slowest flit = 1249
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Accepted packet rate average = 0.00464855
	minimum = 0 (at node 0)
	maximum = 0.0141861 (at node 6)
Injected flit rate average = 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0216398 (at node 6)
Accepted flit rate average= 0.0104726
	minimum = 0 (at node 0)
	maximum = 0.0411157 (at node 6)
Injected packet length average = 2.25287
Accepted packet length average = 2.25287
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 45331 (inst/sec)
gpgpu_simulation_rate = 1630 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,11412)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(70,0,0)
GPGPU-Sim uArch: cycles simulated: 11912  inst.: 411841 (ipc=189.0) sim_rate=51480 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:28:56 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (514,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (520,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (532,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (538,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (559,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (604,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (613,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (667,11412), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 4 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 4 '_Z7Kernel2PbS_S_S_i' finished on shader 2.
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 668
gpu_sim_insn = 94628
gpu_ipc =     141.6587
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 2573
	RFC_total_cache_miss_rate = 0.2094
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2805
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46716	W0_Scoreboard:35088	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 186 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.6109
	minimum = 6
	maximum = 70
Network latency average = 11.3587
	minimum = 6
	maximum = 56
Slowest packet = 1034
Flit latency average = 11.3939
	minimum = 6
	maximum = 55
Slowest flit = 2443
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Accepted packet rate average = 0.0255045
	minimum = 0 (at node 3)
	maximum = 0.101796 (at node 23)
Injected flit rate average = 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.125749 (at node 23)
Accepted flit rate average= 0.0439122
	minimum = 0 (at node 3)
	maximum = 0.197605 (at node 23)
Injected packet length average = 1.72174
Accepted packet length average = 1.72174
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 51493 (inst/sec)
gpgpu_simulation_rate = 1510 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 2573
	RFC_total_cache_miss_rate = 0.2094
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2805
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46716	W0_Scoreboard:35088	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 12080
gpu_tot_sim_insn = 411948
gpu_tot_ipc =      34.1017
gpu_tot_issued_cta = 32
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=51493
RFC_cache:
	RFC_total_cache_accesses = 12288
	RFC_total_cache_misses = 2573
	RFC_total_cache_miss_rate = 0.2094
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8399
	L1I_total_cache_misses = 826
	L1I_total_cache_miss_rate = 0.0983
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 109, Miss = 41, Miss_rate = 0.376, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[4]: Access = 109, Miss = 42, Miss_rate = 0.385, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[5]: Access = 95, Miss = 36, Miss_rate = 0.379, Pending_hits = 25, Reservation_fails = 0
	L1D_cache_core[6]: Access = 151, Miss = 59, Miss_rate = 0.391, Pending_hits = 27, Reservation_fails = 0
	L1D_cache_core[7]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[8]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[9]: Access = 134, Miss = 52, Miss_rate = 0.388, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[10]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 1311
	L1D_total_cache_misses = 569
	L1D_total_cache_miss_rate = 0.4340
	L1D_total_cache_pending_hits = 394
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 3072
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1562
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10013
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2805
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2592
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 337
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7573
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 826
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 503840
gpgpu_n_tot_w_icount = 15745
gpgpu_n_stall_shd_mem = 2023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 232
gpgpu_n_mem_write_global = 387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16796
gpgpu_n_store_insn = 431
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5095	W0_Idle:46716	W0_Scoreboard:35088	W1:2361	W2:56	W3:16	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13312
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1856 {8:232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15480 {40:387,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31552 {136:232,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3096 {8:387,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 26 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 185 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 12079 
mrq_lat_table:221 	3 	10 	10 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	511 	123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	531 	75 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	229 	18 	0 	0 	0 	0 	0 	1 	8 	62 	316 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0         0       838      1901       851         0      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0         0       603       882         0         0         0 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559         0         0         0         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0         0         0       885       960         0       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529         0         0         0       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629         0         0       857         0 
average row accesses per activate:
dram[0]:  5.750000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000  2.000000      -nan  2.000000 
dram[1]:  6.666667 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan 
dram[2]: 10.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 
dram[3]: 19.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  1.000000 
dram[4]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan      -nan      -nan  3.000000 
dram[5]: 10.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000      -nan 
average row locality = 248/36 = 6.888889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        17        13         0         0         0         0         0         0         0         0         0         1         1         2         0         2 
dram[1]:        14         8         0         0         0         0         0         0         0         0         0         1         1         0         0         0 
dram[2]:        20        12         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         1         1         0         1 
dram[4]:        14        13         0         0         0         0         0         0         0         0         1         3         0         0         0         3 
dram[5]:         9        12         0         0         0         0         0         0         0         0         1         2         0         0         1         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 36/24 = 1.50
number of total write accesses:
dram[0]:         6         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 69
min_bank_accesses = 0!
chip skew: 16/5 = 3.20
average mf latency per bank:
dram[0]:        549       403    none      none      none      none      none      none      none      none      none         268       267       263    none         264
dram[1]:        407       633    none      none      none      none      none      none      none      none      none         268       268    none      none      none  
dram[2]:        318       521    none      none      none      none      none      none      none      none         268       268    none      none      none      none  
dram[3]:        358       498    none      none      none      none      none      none      none      none      none      none         268       268    none         268
dram[4]:        859       418    none      none      none      none      none      none      none      none         268       266    none      none      none         262
dram[5]:        740       429    none      none      none      none      none      none      none      none         268       263    none      none         268    none  
maximum mf latency per bank:
dram[0]:        281       269         0         0         0         0         0         0         0         0         0       268       267       267         0       268
dram[1]:        273       271         0         0         0         0         0         0         0         0         0       268       268         0         0         0
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       268         0         0         0         0
dram[3]:        270       270         0         0         0         0         0         0         0         0         0         0       268       268         0       268
dram[4]:        268       275         0         0         0         0         0         0         0         0       268       272         0         0         0       268
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       268         0         0       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15845 n_act=9 n_pre=3 n_req=50 n_rd=72 n_write=14 bw_util=0.01079
n_activity=843 dram_eff=0.204
bk0: 34a 15716i bk1: 26a 15788i bk2: 0a 15941i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15928i bk12: 2a 15926i bk13: 4a 15922i bk14: 0a 15941i bk15: 4a 15923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257166
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15879 n_act=6 n_pre=2 n_req=32 n_rd=48 n_write=8 bw_util=0.007025
n_activity=542 dram_eff=0.2066
bk0: 28a 15755i bk1: 16a 15863i bk2: 0a 15939i bk3: 0a 15942i bk4: 0a 15942i bk5: 0a 15942i bk6: 0a 15943i bk7: 0a 15943i bk8: 0a 15943i bk9: 0a 15944i bk10: 0a 15944i bk11: 2a 15927i bk12: 2a 15927i bk13: 0a 15943i bk14: 0a 15943i bk15: 0a 15946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00250894
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15852 n_act=6 n_pre=2 n_req=49 n_rd=68 n_write=15 bw_util=0.01041
n_activity=758 dram_eff=0.219
bk0: 40a 15667i bk1: 24a 15805i bk2: 0a 15939i bk3: 0a 15941i bk4: 0a 15942i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15945i bk10: 2a 15928i bk11: 2a 15926i bk12: 0a 15942i bk13: 0a 15943i bk14: 0a 15944i bk15: 0a 15944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00878128
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15875 n_act=5 n_pre=0 n_req=37 n_rd=52 n_write=11 bw_util=0.007903
n_activity=541 dram_eff=0.2329
bk0: 26a 15809i bk1: 20a 15835i bk2: 0a 15942i bk3: 0a 15942i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 0a 15944i bk11: 0a 15945i bk12: 2a 15928i bk13: 2a 15926i bk14: 0a 15942i bk15: 2a 15926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15854 n_act=5 n_pre=0 n_req=50 n_rd=68 n_write=16 bw_util=0.01054
n_activity=700 dram_eff=0.24
bk0: 28a 15769i bk1: 26a 15787i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15944i bk5: 0a 15944i bk6: 0a 15944i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 6a 15916i bk12: 0a 15942i bk13: 0a 15942i bk14: 0a 15942i bk15: 6a 15919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00545694
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15943 n_nop=15883 n_act=5 n_pre=0 n_req=30 n_rd=50 n_write=5 bw_util=0.0069
n_activity=486 dram_eff=0.2263
bk0: 18a 15881i bk1: 24a 15828i bk2: 0a 15941i bk3: 0a 15943i bk4: 0a 15943i bk5: 0a 15943i bk6: 0a 15943i bk7: 0a 15944i bk8: 0a 15944i bk9: 0a 15944i bk10: 2a 15927i bk11: 4a 15922i bk12: 0a 15942i bk13: 0a 15942i bk14: 2a 15926i bk15: 0a 15943i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 85, Miss = 18, Miss_rate = 0.212, Pending_hits = 10, Reservation_fails = 342
L2_cache_bank[1]: Access = 53, Miss = 18, Miss_rate = 0.340, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 67, Miss = 15, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 107
L2_cache_bank[3]: Access = 38, Miss = 9, Miss_rate = 0.237, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 21, Miss_rate = 0.300, Pending_hits = 3, Reservation_fails = 89
L2_cache_bank[5]: Access = 51, Miss = 13, Miss_rate = 0.255, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 14, Miss_rate = 0.368, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 43, Miss = 12, Miss_rate = 0.279, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 113, Miss = 15, Miss_rate = 0.133, Pending_hits = 4, Reservation_fails = 99
L2_cache_bank[9]: Access = 51, Miss = 19, Miss_rate = 0.373, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 43, Miss = 11, Miss_rate = 0.256, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 14, Miss_rate = 0.350, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 692
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.2587
L2_total_cache_pending_hits = 21
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 123
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 318
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 40
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=1882
icnt_total_pkts_simt_to_mem=1079
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,12080)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(3,0,0) tid=(486,0,0)
GPGPU-Sim uArch: cycles simulated: 12580  inst.: 517776 (ipc=211.7) sim_rate=57530 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:28:57 2018
GPGPU-Sim uArch: cycles simulated: 13080  inst.: 521773 (ipc=109.8) sim_rate=52177 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:28:58 2018
GPGPU-Sim uArch: cycles simulated: 14080  inst.: 526410 (ipc=57.2) sim_rate=47855 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:28:59 2018
GPGPU-Sim uArch: cycles simulated: 14580  inst.: 529316 (ipc=46.9) sim_rate=44109 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:29:00 2018
GPGPU-Sim uArch: cycles simulated: 15080  inst.: 531396 (ipc=39.8) sim_rate=40876 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 11:29:01 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3166,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3249,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3360,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3368,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3372,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3473,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3529,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3660,12080), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 3.
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 3661
gpu_sim_insn = 120206
gpu_ipc =      32.8342
gpu_tot_sim_cycle = 15741
gpu_tot_sim_insn = 532154
gpu_tot_ipc =      33.8069
gpu_tot_issued_cta = 40
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=40934
RFC_cache:
	RFC_total_cache_accesses = 25340
	RFC_total_cache_misses = 6608
	RFC_total_cache_miss_rate = 0.2608
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 15057
	L1I_total_cache_misses = 878
	L1I_total_cache_miss_rate = 0.0583
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 48, Miss = 21, Miss_rate = 0.438, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[1]: Access = 165, Miss = 82, Miss_rate = 0.497, Pending_hits = 36, Reservation_fails = 65
	L1D_cache_core[2]: Access = 132, Miss = 59, Miss_rate = 0.447, Pending_hits = 37, Reservation_fails = 0
	L1D_cache_core[3]: Access = 319, Miss = 120, Miss_rate = 0.376, Pending_hits = 42, Reservation_fails = 0
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68, Miss = 38, Miss_rate = 0.559, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 28, Miss_rate = 0.500, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[13]: Access = 64, Miss = 34, Miss_rate = 0.531, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[14]: Access = 68, Miss = 40, Miss_rate = 0.588, Pending_hits = 24, Reservation_fails = 78
	L1D_total_cache_accesses = 4247
	L1D_total_cache_misses = 1658
	L1D_total_cache_miss_rate = 0.3904
	L1D_total_cache_pending_hits = 566
	L1D_total_cache_reservation_fails = 143
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 3968
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1210
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 565
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7217
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3488
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14179
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 48, 48, 48, 56, 56, 48, 48, 48, 48, 48, 48, 56, 48, 48, 48, 
gpgpu_n_tot_thrd_icount = 900480
gpgpu_n_tot_w_icount = 28140
gpgpu_n_stall_shd_mem = 2302
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609
gpgpu_n_mem_write_global = 1144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 23030
gpgpu_n_store_insn = 1199
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 126976
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 422
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5518	W0_Idle:56089	W0_Scoreboard:67281	W1:10097	W2:869	W3:278	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:16896
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4872 {8:609,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760 {40:1144,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82824 {136:609,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9152 {8:1144,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 171 
max_icnt2mem_latency = 103 
max_icnt2sh_latency = 15740 
mrq_lat_table:468 	13 	18 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1505 	263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1645 	100 	51 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	539 	85 	0 	0 	0 	0 	0 	1 	8 	62 	1073 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	27 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        675       776    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        553       700    none      none      none      none      none      none      none      none         267       299       263       267       271       265
dram[2]:        654       680    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        599       666    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:        953       729    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        712       625    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        281       276         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        291       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       268         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       270         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        272       275         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        270       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20601 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.0154
n_activity=1419 dram_eff=0.2255
bk0: 46a 20446i bk1: 36a 20509i bk2: 0a 20772i bk3: 0a 20774i bk4: 0a 20774i bk5: 0a 20776i bk6: 0a 20776i bk7: 0a 20776i bk8: 0a 20777i bk9: 0a 20777i bk10: 10a 20742i bk11: 6a 20752i bk12: 10a 20742i bk13: 12a 20737i bk14: 8a 20742i bk15: 6a 20750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00750903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20607 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.01502
n_activity=1265 dram_eff=0.2466
bk0: 42a 20435i bk1: 34a 20543i bk2: 0a 20769i bk3: 0a 20773i bk4: 0a 20773i bk5: 0a 20773i bk6: 0a 20775i bk7: 0a 20776i bk8: 0a 20776i bk9: 0a 20779i bk10: 10a 20744i bk11: 8a 20746i bk12: 8a 20746i bk13: 8a 20732i bk14: 16a 20702i bk15: 4a 20756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.01213
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20624 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01357
n_activity=1202 dram_eff=0.2346
bk0: 44a 20454i bk1: 36a 20545i bk2: 0a 20770i bk3: 0a 20773i bk4: 0a 20774i bk5: 0a 20775i bk6: 0a 20776i bk7: 0a 20777i bk8: 0a 20777i bk9: 0a 20778i bk10: 6a 20753i bk11: 16a 20727i bk12: 2a 20758i bk13: 0a 20774i bk14: 12a 20739i bk15: 0a 20774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00760529
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20611 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.01502
n_activity=1209 dram_eff=0.2581
bk0: 40a 20536i bk1: 34a 20584i bk2: 0a 20773i bk3: 0a 20773i bk4: 0a 20774i bk5: 0a 20774i bk6: 0a 20776i bk7: 0a 20777i bk8: 0a 20778i bk9: 0a 20778i bk10: 6a 20750i bk11: 18a 20721i bk12: 8a 20748i bk13: 6a 20748i bk14: 10a 20735i bk15: 10a 20721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00240674
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20599 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.01617
n_activity=1266 dram_eff=0.2654
bk0: 38a 20504i bk1: 36a 20538i bk2: 0a 20772i bk3: 0a 20774i bk4: 0a 20775i bk5: 0a 20775i bk6: 0a 20776i bk7: 0a 20776i bk8: 0a 20777i bk9: 0a 20777i bk10: 20a 20718i bk11: 14a 20719i bk12: 8a 20744i bk13: 2a 20749i bk14: 4a 20752i bk15: 18a 20714i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00534296
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=20775 n_nop=20641 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01213
n_activity=1033 dram_eff=0.2439
bk0: 36a 20563i bk1: 36a 20549i bk2: 0a 20773i bk3: 0a 20775i bk4: 0a 20775i bk5: 0a 20775i bk6: 0a 20775i bk7: 0a 20776i bk8: 0a 20776i bk9: 0a 20777i bk10: 8a 20748i bk11: 10a 20738i bk12: 6a 20749i bk13: 2a 20753i bk14: 2a 20756i bk15: 4a 20754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000240674

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177, Miss = 37, Miss_rate = 0.209, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 166, Miss = 30, Miss_rate = 0.181, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 38, Miss_rate = 0.235, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 171, Miss = 32, Miss_rate = 0.187, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 134, Miss = 26, Miss_rate = 0.194, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 137, Miss = 32, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 126, Miss = 34, Miss_rate = 0.270, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 213, Miss = 35, Miss_rate = 0.164, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 156, Miss = 35, Miss_rate = 0.224, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 135, Miss = 26, Miss_rate = 0.193, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 120, Miss = 26, Miss_rate = 0.217, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1831
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.2064
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4549
icnt_total_pkts_simt_to_mem=2975
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.73486
	minimum = 6
	maximum = 28
Network latency average = 7.61238
	minimum = 6
	maximum = 27
Slowest packet = 1723
Flit latency average = 6.87662
	minimum = 6
	maximum = 23
Slowest flit = 3721
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0230457
	minimum = 0 (at node 0)
	maximum = 0.052991 (at node 7)
Accepted packet rate average = 0.0230457
	minimum = 0 (at node 0)
	maximum = 0.052991 (at node 7)
Injected flit rate average = 0.0461623
	minimum = 0 (at node 0)
	maximum = 0.087681 (at node 7)
Accepted flit rate average= 0.0461623
	minimum = 0 (at node 0)
	maximum = 0.126195 (at node 7)
Injected packet length average = 2.00307
Accepted packet length average = 2.00307
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 40934 (inst/sec)
gpgpu_simulation_rate = 1210 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,15741)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(5,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 16241  inst.: 627018 (ipc=189.7) sim_rate=44787 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:29:02 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (757,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (763,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (775,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (838,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (871,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (874,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (886,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (901,15741), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 6 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 6 '_Z7Kernel2PbS_S_S_i' finished on shader 3.
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 902
gpu_sim_insn = 96588
gpu_ipc =     107.0820
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 6970
	RFC_total_cache_miss_rate = 0.2405
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7611
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8077	W0_Idle:61253	W0_Scoreboard:68870	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 170 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:468 	13 	18 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1719 	124 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	571 	85 	0 	0 	0 	0 	0 	1 	8 	62 	1309 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       954    none      none      none      none      none      none      none      none         267       299       263       267       271       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        805       964    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1956       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1265 dram_eff=0.2466
bk0: 42a 21625i bk1: 34a 21733i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1202 dram_eff=0.2346
bk0: 44a 21644i bk1: 36a 21735i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21726i bk1: 34a 21774i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00227635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21728i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1033 dram_eff=0.2439
bk0: 36a 21753i bk1: 36a 21739i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3879
	minimum = 6
	maximum = 130
Network latency average = 16.0431
	minimum = 6
	maximum = 95
Slowest packet = 3765
Flit latency average = 17.8309
	minimum = 6
	maximum = 94
Slowest flit = 8166
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Accepted packet rate average = 0.0428677
	minimum = 0 (at node 4)
	maximum = 0.172949 (at node 23)
Injected flit rate average = 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.190687 (at node 23)
Accepted flit rate average= 0.0684898
	minimum = 0 (at node 4)
	maximum = 0.341463 (at node 23)
Injected packet length average = 1.5977
Accepted packet length average = 1.5977
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 41916 (inst/sec)
gpgpu_simulation_rate = 1109 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 6970
	RFC_total_cache_miss_rate = 0.2405
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7611
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8077	W0_Idle:61253	W0_Scoreboard:68870	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:468 	13 	18 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1719 	124 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	571 	85 	0 	0 	0 	0 	0 	1 	8 	62 	1309 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       954    none      none      none      none      none      none      none      none         267       299       263       267       271       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        805       964    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1956       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1265 dram_eff=0.2466
bk0: 42a 21625i bk1: 34a 21733i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1202 dram_eff=0.2346
bk0: 44a 21644i bk1: 36a 21735i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21726i bk1: 34a 21774i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00227635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21728i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1033 dram_eff=0.2439
bk0: 36a 21753i bk1: 36a 21739i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Network latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Flit latency average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Fragmentation average = -nan (18 samples)
	minimum = nan (18 samples)
	maximum = -nan (18 samples)
Injected packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted packet rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Accepted flit rate average = -nan (18 samples)
	minimum = -nan (18 samples)
	maximum = -nan (18 samples)
Injected packet size average = -nan (18 samples)
Accepted packet size average = -nan (18 samples)
Hops average = -nan (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 16643
gpu_tot_sim_insn = 628742
gpu_tot_ipc =      37.7782
gpu_tot_issued_cta = 48
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 111
gpu_total_sim_rate=41916
RFC_cache:
	RFC_total_cache_accesses = 28980
	RFC_total_cache_misses = 6970
	RFC_total_cache_miss_rate = 0.2405
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17087
	L1I_total_cache_misses = 910
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 526, Miss = 198, Miss_rate = 0.376, Pending_hits = 48, Reservation_fails = 0
	L1D_cache_core[5]: Access = 426, Miss = 158, Miss_rate = 0.371, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[6]: Access = 553, Miss = 204, Miss_rate = 0.369, Pending_hits = 46, Reservation_fails = 0
	L1D_cache_core[7]: Access = 538, Miss = 194, Miss_rate = 0.361, Pending_hits = 50, Reservation_fails = 0
	L1D_cache_core[8]: Access = 251, Miss = 95, Miss_rate = 0.378, Pending_hits = 41, Reservation_fails = 0
	L1D_cache_core[9]: Access = 621, Miss = 228, Miss_rate = 0.367, Pending_hits = 55, Reservation_fails = 0
	L1D_cache_core[10]: Access = 412, Miss = 159, Miss_rate = 0.386, Pending_hits = 45, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 292
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 4863
	L1D_total_cache_misses = 2141
	L1D_total_cache_miss_rate = 0.4403
	L1D_total_cache_pending_hits = 662
	L1D_total_cache_reservation_fails = 2024
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 4608
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23939
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 661
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7611
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4128
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 131
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2024
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16177
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 910
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1030016
gpgpu_n_tot_w_icount = 32188
gpgpu_n_stall_shd_mem = 4183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 641
gpgpu_n_mem_write_global = 1632
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 27126
gpgpu_n_store_insn = 2559
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 147456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8077	W0_Idle:61253	W0_Scoreboard:68870	W1:10273	W2:1109	W3:574	W4:168	W5:72	W6:24	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:19968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5128 {8:641,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 65280 {40:1632,}
traffic_breakdown_coretomem[INST_ACC_R] = 520 {8:65,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 87176 {136:641,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13056 {8:1632,}
traffic_breakdown_memtocore[INST_ACC_R] = 8840 {136:65,}
maxmrqlatency = 39 
maxdqlatency = 0 
maxmflatency = 369 
averagemflatency = 181 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 16642 
mrq_lat_table:468 	13 	18 	20 	9 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1936 	352 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1719 	124 	97 	327 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	571 	85 	0 	0 	0 	0 	0 	1 	8 	62 	1309 	252 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854         0       860         0 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  3.000000  5.000000  6.000000  4.000000  3.000000 
dram[1]: 12.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  5.000000  4.000000  4.000000  4.000000  8.000000  2.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  8.000000  1.000000      -nan  6.000000      -nan 
dram[3]: 34.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  3.000000  9.000000  4.000000  3.000000  5.000000  5.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 10.000000  7.000000  4.000000  1.000000  2.000000  9.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  5.000000  3.000000  1.000000  1.000000  2.000000 
average row locality = 529/53 = 9.981133
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0         5         3         5         6         4         3 
dram[1]:        21        17         0         0         0         0         0         0         0         0         5         4         4         4         8         2 
dram[2]:        22        18         0         0         0         0         0         0         0         0         3         8         1         0         6         0 
dram[3]:        20        17         0         0         0         0         0         0         0         0         3         9         4         3         5         5 
dram[4]:        19        18         0         0         0         0         0         0         0         0        10         7         4         1         2         9 
dram[5]:        18        18         0         0         0         0         0         0         0         0         4         5         3         1         1         2 
total reads: 378
min_bank_accesses = 0!
chip skew: 70/52 = 1.35
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        15        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 151
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:        863       998    none      none      none      none      none      none      none      none         263       268       261       261       266       263
dram[1]:        775       954    none      none      none      none      none      none      none      none         267       299       263       267       271       265
dram[2]:        818       901    none      none      none      none      none      none      none      none         264       262       279    none         267    none  
dram[3]:        805       964    none      none      none      none      none      none      none      none         264       266       262       263       271       267
dram[4]:       1956       936    none      none      none      none      none      none      none      none         264       286       266       275       267       261
dram[5]:        998       863    none      none      none      none      none      none      none      none         262       266       263       274       268       263
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       271       276       267       267       273       268
dram[1]:        310       271         0         0         0         0         0         0         0         0       273       268       268       279       289       267
dram[2]:        369       292         0         0         0         0         0         0         0         0       268       269       279         0       279         0
dram[3]:        270       313         0         0         0         0         0         0         0         0       268       275       268       268       285       273
dram[4]:        325       277         0         0         0         0         0         0         0         0       274       272       271       275       273       272
dram[5]:        307       268         0         0         0         0         0         0         0         0       268       275       268       274       268       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21791 n_act=11 n_pre=3 n_req=93 n_rd=134 n_write=26 bw_util=0.01457
n_activity=1419 dram_eff=0.2255
bk0: 46a 21636i bk1: 36a 21699i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21964i bk5: 0a 21966i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 10a 21932i bk11: 6a 21942i bk12: 10a 21932i bk13: 12a 21927i bk14: 8a 21932i bk15: 6a 21940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00710221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21797 n_act=10 n_pre=2 n_req=91 n_rd=130 n_write=26 bw_util=0.0142
n_activity=1265 dram_eff=0.2466
bk0: 42a 21625i bk1: 34a 21733i bk2: 0a 21959i bk3: 0a 21963i bk4: 0a 21963i bk5: 0a 21963i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21969i bk10: 10a 21934i bk11: 8a 21936i bk12: 8a 21936i bk13: 8a 21922i bk14: 16a 21892i bk15: 4a 21946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114728
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21814 n_act=8 n_pre=2 n_req=83 n_rd=116 n_write=25 bw_util=0.01284
n_activity=1202 dram_eff=0.2346
bk0: 44a 21644i bk1: 36a 21735i bk2: 0a 21960i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21967i bk9: 0a 21968i bk10: 6a 21943i bk11: 16a 21917i bk12: 2a 21948i bk13: 0a 21964i bk14: 12a 21929i bk15: 0a 21964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00719326
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21801 n_act=8 n_pre=0 n_req=90 n_rd=132 n_write=24 bw_util=0.0142
n_activity=1209 dram_eff=0.2581
bk0: 40a 21726i bk1: 34a 21774i bk2: 0a 21963i bk3: 0a 21963i bk4: 0a 21964i bk5: 0a 21964i bk6: 0a 21966i bk7: 0a 21967i bk8: 0a 21968i bk9: 0a 21968i bk10: 6a 21940i bk11: 18a 21911i bk12: 8a 21938i bk13: 6a 21938i bk14: 10a 21925i bk15: 10a 21911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00227635
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21789 n_act=8 n_pre=0 n_req=98 n_rd=140 n_write=28 bw_util=0.0153
n_activity=1266 dram_eff=0.2654
bk0: 38a 21694i bk1: 36a 21728i bk2: 0a 21962i bk3: 0a 21964i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21966i bk7: 0a 21966i bk8: 0a 21967i bk9: 0a 21967i bk10: 20a 21908i bk11: 14a 21909i bk12: 8a 21934i bk13: 2a 21939i bk14: 4a 21942i bk15: 18a 21904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00505349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21965 n_nop=21831 n_act=8 n_pre=0 n_req=74 n_rd=104 n_write=22 bw_util=0.01147
n_activity=1033 dram_eff=0.2439
bk0: 36a 21753i bk1: 36a 21739i bk2: 0a 21963i bk3: 0a 21965i bk4: 0a 21965i bk5: 0a 21965i bk6: 0a 21965i bk7: 0a 21966i bk8: 0a 21966i bk9: 0a 21967i bk10: 8a 21938i bk11: 10a 21928i bk12: 6a 21939i bk13: 2a 21943i bk14: 2a 21946i bk15: 4a 21944i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000227635

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209, Miss = 37, Miss_rate = 0.177, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 201, Miss = 30, Miss_rate = 0.149, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 195, Miss = 38, Miss_rate = 0.195, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 168, Miss = 27, Miss_rate = 0.161, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 206, Miss = 32, Miss_rate = 0.155, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 166, Miss = 26, Miss_rate = 0.157, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 169, Miss = 32, Miss_rate = 0.189, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 159, Miss = 34, Miss_rate = 0.214, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 369, Miss = 35, Miss_rate = 0.095, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 189, Miss = 35, Miss_rate = 0.185, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 170, Miss = 26, Miss_rate = 0.153, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 152, Miss = 26, Miss_rate = 0.171, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 2353
L2_total_cache_misses = 378
L2_total_cache_miss_rate = 0.1606
L2_total_cache_pending_hits = 35
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 236
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=5207
icnt_total_pkts_simt_to_mem=3985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Network latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Flit latency average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Fragmentation average = -nan (19 samples)
	minimum = nan (19 samples)
	maximum = -nan (19 samples)
Injected packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted packet rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Accepted flit rate average = -nan (19 samples)
	minimum = -nan (19 samples)
	maximum = -nan (19 samples)
Injected packet size average = -nan (19 samples)
Accepted packet size average = -nan (19 samples)
Hops average = -nan (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,16643)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(6,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 17143  inst.: 733303 (ipc=209.1) sim_rate=45831 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:29:04 2018
GPGPU-Sim uArch: cycles simulated: 17643  inst.: 739619 (ipc=110.9) sim_rate=43507 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:29:05 2018
GPGPU-Sim uArch: cycles simulated: 18143  inst.: 745795 (ipc=78.0) sim_rate=41433 (inst/sec) elapsed = 0:0:00:18 / Sat Apr 14 11:29:06 2018
GPGPU-Sim uArch: cycles simulated: 18643  inst.: 756677 (ipc=64.0) sim_rate=37833 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 11:29:08 2018
GPGPU-Sim uArch: cycles simulated: 19143  inst.: 767894 (ipc=55.7) sim_rate=36566 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:29:09 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(4,0,0) tid=(442,0,0)
GPGPU-Sim uArch: cycles simulated: 19643  inst.: 778266 (ipc=49.8) sim_rate=33837 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 11:29:11 2018
GPGPU-Sim uArch: cycles simulated: 20143  inst.: 785467 (ipc=44.8) sim_rate=32727 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:29:12 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3910,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 20643  inst.: 789502 (ipc=40.2) sim_rate=30365 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:29:14 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4009,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4110,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4351,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4540,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 21643  inst.: 791920 (ipc=32.6) sim_rate=29330 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 11:29:15 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5016,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5256,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5433,16643), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 11.
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 5434
gpu_sim_insn = 163369
gpu_ipc =      30.0642
gpu_tot_sim_cycle = 22077
gpu_tot_sim_insn = 792111
gpu_tot_ipc =      35.8795
gpu_tot_issued_cta = 56
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2745
gpu_total_sim_rate=29337
RFC_cache:
	RFC_total_cache_accesses = 62701
	RFC_total_cache_misses = 17503
	RFC_total_cache_miss_rate = 0.2792
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 32908
	L1I_total_cache_misses = 958
	L1I_total_cache_miss_rate = 0.0291
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 128, Miss = 85, Miss_rate = 0.664, Pending_hits = 36, Reservation_fails = 323
	L1D_cache_core[1]: Access = 241, Miss = 142, Miss_rate = 0.589, Pending_hits = 48, Reservation_fails = 231
	L1D_cache_core[2]: Access = 204, Miss = 114, Miss_rate = 0.559, Pending_hits = 49, Reservation_fails = 291
	L1D_cache_core[3]: Access = 399, Miss = 180, Miss_rate = 0.451, Pending_hits = 54, Reservation_fails = 213
	L1D_cache_core[4]: Access = 2018, Miss = 720, Miss_rate = 0.357, Pending_hits = 98, Reservation_fails = 159
	L1D_cache_core[5]: Access = 2174, Miss = 867, Miss_rate = 0.399, Pending_hits = 122, Reservation_fails = 470
	L1D_cache_core[6]: Access = 2014, Miss = 727, Miss_rate = 0.361, Pending_hits = 96, Reservation_fails = 61
	L1D_cache_core[7]: Access = 2165, Miss = 818, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 218
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 99, Reservation_fails = 130
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 124, Reservation_fails = 334
	L1D_cache_core[10]: Access = 1820, Miss = 634, Miss_rate = 0.348, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 841, Miss_rate = 0.419, Pending_hits = 126, Reservation_fails = 590
	L1D_cache_core[12]: Access = 132, Miss = 88, Miss_rate = 0.667, Pending_hits = 36, Reservation_fails = 179
	L1D_cache_core[13]: Access = 144, Miss = 98, Miss_rate = 0.681, Pending_hits = 36, Reservation_fails = 253
	L1D_cache_core[14]: Access = 144, Miss = 100, Miss_rate = 0.694, Pending_hits = 36, Reservation_fails = 242
	L1D_total_cache_accesses = 17529
	L1D_total_cache_misses = 6879
	L1D_total_cache_miss_rate = 0.3924
	L1D_total_cache_pending_hits = 1175
	L1D_total_cache_reservation_fails = 3694
	L1D_cache_data_port_util = 0.078
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 5504
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0872
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19343
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5024
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 321
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2745
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 31950
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 958
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
88, 80, 80, 80, 88, 88, 80, 80, 80, 80, 80, 80, 88, 80, 80, 80, 
gpgpu_n_tot_thrd_icount = 1973824
gpgpu_n_tot_w_icount = 61682
gpgpu_n_stall_shd_mem = 10912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1840
gpgpu_n_mem_write_global = 5384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 43049
gpgpu_n_store_insn = 6545
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 176128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9032
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11179	W0_Idle:67220	W0_Scoreboard:103587	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:281	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:23552
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14720 {8:1840,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 215744 {40:5378,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 544 {8:68,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 250240 {136:1840,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 43072 {8:5384,}
traffic_breakdown_memtocore[INST_ACC_R] = 9248 {136:68,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 180 
max_icnt2mem_latency = 195 
max_icnt2sh_latency = 22076 
mrq_lat_table:771 	65 	62 	50 	30 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6429 	810 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3781 	1345 	1463 	632 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1013 	528 	284 	30 	0 	0 	0 	1 	8 	62 	1309 	4004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2270      3063    none      none      none      none      none      none      none      none         366       341       349       344       436       352
dram[1]:       2231      3050    none      none      none      none      none      none      none      none         440       380       412       334       386       340
dram[2]:       2206      2721    none      none      none      none      none      none      none      none         336       360       409       394       380       483
dram[3]:       2616      2501    none      none      none      none      none      none      none      none         300       399       326       340       404       399
dram[4]:       3931      2711    none      none      none      none      none      none      none      none         359       382       378       395       413       363
dram[5]:       3427      2695    none      none      none      none      none      none      none      none         438       406       397       333       349       398
maximum mf latency per bank:
dram[0]:        319       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        310       274         0         0         0         0         0         0         0         0       299       312       391       347       404       379
dram[2]:        369       292         0         0         0         0         0         0         0         0       344       321       408       359       414       417
dram[3]:        270       339         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        325       277         0         0         0         0         0         0         0         0       302       315       331       309       318       321
dram[5]:        307       268         0         0         0         0         0         0         0         0       330       323       330       308       392       377

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28819 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02087
n_activity=2010 dram_eff=0.3025
bk0: 46a 28808i bk1: 36a 28871i bk2: 0a 29134i bk3: 0a 29136i bk4: 0a 29136i bk5: 0a 29138i bk6: 0a 29138i bk7: 0a 29138i bk8: 0a 29139i bk9: 0a 29139i bk10: 40a 29018i bk11: 34a 28999i bk12: 34a 29033i bk13: 30a 29048i bk14: 30a 28995i bk15: 28a 28981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0145176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28823 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.02073
n_activity=1841 dram_eff=0.3281
bk0: 44a 28782i bk1: 36a 28891i bk2: 0a 29131i bk3: 0a 29135i bk4: 0a 29135i bk5: 0a 29135i bk6: 0a 29137i bk7: 0a 29138i bk8: 0a 29138i bk9: 0a 29141i bk10: 34a 29037i bk11: 34a 28985i bk12: 36a 29012i bk13: 26a 29033i bk14: 38a 28948i bk15: 26a 28925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0259121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28810 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02162
n_activity=1963 dram_eff=0.3209
bk0: 44a 28816i bk1: 36a 28907i bk2: 0a 29132i bk3: 0a 29135i bk4: 0a 29136i bk5: 0a 29137i bk6: 0a 29138i bk7: 0a 29139i bk8: 0a 29139i bk9: 0a 29140i bk10: 34a 29033i bk11: 40a 28978i bk12: 38a 29004i bk13: 30a 29017i bk14: 40a 28963i bk15: 28a 28915i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.019906
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28812 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.02176
n_activity=1926 dram_eff=0.3292
bk0: 40a 28898i bk1: 36a 28930i bk2: 0a 29135i bk3: 0a 29135i bk4: 0a 29136i bk5: 0a 29136i bk6: 0a 29138i bk7: 0a 29139i bk8: 0a 29140i bk9: 0a 29140i bk10: 36a 29024i bk11: 42a 28939i bk12: 40a 29007i bk13: 30a 29009i bk14: 32a 29025i bk15: 34a 28912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0118749
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28837 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.02004
n_activity=1868 dram_eff=0.3126
bk0: 38a 28866i bk1: 36a 28900i bk2: 0a 29134i bk3: 0a 29136i bk4: 0a 29137i bk5: 0a 29137i bk6: 0a 29138i bk7: 0a 29138i bk8: 0a 29139i bk9: 0a 29139i bk10: 36a 29047i bk11: 38a 29013i bk12: 24a 29068i bk13: 22a 29061i bk14: 30a 29006i bk15: 40a 29006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00607475
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=29137 n_nop=28837 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.02004
n_activity=1726 dram_eff=0.3384
bk0: 36a 28925i bk1: 36a 28911i bk2: 0a 29135i bk3: 0a 29137i bk4: 0a 29137i bk5: 0a 29137i bk6: 0a 29137i bk7: 0a 29138i bk8: 0a 29138i bk9: 0a 29139i bk10: 38a 29031i bk11: 38a 28995i bk12: 38a 29027i bk13: 36a 28989i bk14: 28a 28948i bk15: 20a 28931i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0164739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 593, Miss = 75, Miss_rate = 0.126, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 643, Miss = 64, Miss_rate = 0.100, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 608, Miss = 76, Miss_rate = 0.125, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 614, Miss = 61, Miss_rate = 0.099, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 567, Miss = 78, Miss_rate = 0.138, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 560, Miss = 67, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 591, Miss = 74, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 522, Miss = 71, Miss_rate = 0.136, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 836, Miss = 64, Miss_rate = 0.077, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 574, Miss = 68, Miss_rate = 0.118, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 658, Miss = 70, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 541, Miss = 65, Miss_rate = 0.120, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7307
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1140
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=14969
icnt_total_pkts_simt_to_mem=12703
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.0227
	minimum = 6
	maximum = 100
Network latency average = 13.2071
	minimum = 6
	maximum = 85
Slowest packet = 6194
Flit latency average = 12.928
	minimum = 6
	maximum = 81
Slowest flit = 13073
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0675309
	minimum = 0 (at node 0)
	maximum = 0.142621 (at node 11)
Accepted packet rate average = 0.0675309
	minimum = 0 (at node 0)
	maximum = 0.142621 (at node 11)
Injected flit rate average = 0.125956
	minimum = 0 (at node 0)
	maximum = 0.2477 (at node 11)
Accepted flit rate average= 0.125956
	minimum = 0 (at node 0)
	maximum = 0.294994 (at node 11)
Injected packet length average = 1.86516
Accepted packet length average = 1.86516
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Network latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Flit latency average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Fragmentation average = -nan (20 samples)
	minimum = nan (20 samples)
	maximum = -nan (20 samples)
Injected packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted packet rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Accepted flit rate average = -nan (20 samples)
	minimum = -nan (20 samples)
	maximum = -nan (20 samples)
Injected packet size average = -nan (20 samples)
Accepted packet size average = -nan (20 samples)
Hops average = -nan (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 29337 (inst/sec)
gpgpu_simulation_rate = 817 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22077)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 22577  inst.: 892612 (ipc=201.0) sim_rate=30779 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 11:29:17 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (776,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (779,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (797,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (830,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (890,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (893,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (905,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (908,22077), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 8 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 8 '_Z7Kernel2PbS_S_S_i' finished on shader 1.
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 909
gpu_sim_insn = 104400
gpu_ipc =     114.8515
gpu_tot_sim_cycle = 22986
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.0025
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2745
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 18007
	RFC_total_cache_miss_rate = 0.2711
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 780, Miss_rate = 0.372, Pending_hits = 110, Reservation_fails = 367
	L1D_cache_core[5]: Access = 2174, Miss = 867, Miss_rate = 0.399, Pending_hits = 122, Reservation_fails = 470
	L1D_cache_core[6]: Access = 2014, Miss = 727, Miss_rate = 0.361, Pending_hits = 96, Reservation_fails = 61
	L1D_cache_core[7]: Access = 2165, Miss = 818, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 218
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 99, Reservation_fails = 130
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 124, Reservation_fails = 334
	L1D_cache_core[10]: Access = 1820, Miss = 634, Miss_rate = 0.348, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 841, Miss_rate = 0.419, Pending_hits = 126, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.4063
	L1D_total_cache_pending_hits = 1271
	L1D_total_cache_reservation_fails = 5710
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1872
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14023	W0_Idle:72262	W0_Scoreboard:105191	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14976 {8:1872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254592 {136:1872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 179 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22985 
mrq_lat_table:771 	65 	62 	50 	30 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	909 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3852 	1372 	1512 	935 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1045 	528 	284 	30 	0 	0 	0 	1 	8 	62 	1309 	4516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2475      3291    none      none      none      none      none      none      none      none         366       341       349       344       436       352
dram[1]:       2443      3303    none      none      none      none      none      none      none      none         440       380       412       334       386       340
dram[2]:       2378      2967    none      none      none      none      none      none      none      none         336       360       409       394       380       483
dram[3]:       2832      2767    none      none      none      none      none      none      none      none         300       399       326       340       404       399
dram[4]:       4990      2924    none      none      none      none      none      none      none      none         359       382       378       395       413       363
dram[5]:       3713      2946    none      none      none      none      none      none      none      none         438       406       397       333       349       398
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       274         0         0         0         0         0         0         0         0       299       312       391       347       404       379
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       414       417
dram[3]:        270       339         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       318       321
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       377

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30018 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02004
n_activity=2010 dram_eff=0.3025
bk0: 46a 30007i bk1: 36a 30070i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30335i bk5: 0a 30337i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 40a 30217i bk11: 34a 30198i bk12: 34a 30232i bk13: 30a 30247i bk14: 30a 30194i bk15: 28a 30180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0139438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30022 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01991
n_activity=1841 dram_eff=0.3281
bk0: 44a 29981i bk1: 36a 30090i bk2: 0a 30330i bk3: 0a 30334i bk4: 0a 30334i bk5: 0a 30334i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30340i bk10: 34a 30236i bk11: 34a 30184i bk12: 36a 30211i bk13: 26a 30232i bk14: 38a 30147i bk15: 26a 30124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0248879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30009 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02077
n_activity=1963 dram_eff=0.3209
bk0: 44a 30015i bk1: 36a 30106i bk2: 0a 30331i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30338i bk9: 0a 30339i bk10: 34a 30232i bk11: 40a 30177i bk12: 38a 30203i bk13: 30a 30216i bk14: 40a 30162i bk15: 28a 30114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0191192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30011 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.0209
n_activity=1926 dram_eff=0.3292
bk0: 40a 30097i bk1: 36a 30129i bk2: 0a 30334i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30335i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30339i bk9: 0a 30339i bk10: 36a 30223i bk11: 42a 30138i bk12: 40a 30206i bk13: 30a 30208i bk14: 32a 30224i bk15: 34a 30111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01925
n_activity=1868 dram_eff=0.3126
bk0: 38a 30065i bk1: 36a 30099i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 36a 30246i bk11: 38a 30212i bk12: 24a 30267i bk13: 22a 30260i bk14: 30a 30205i bk15: 40a 30205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00583465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01925
n_activity=1726 dram_eff=0.3384
bk0: 36a 30124i bk1: 36a 30110i bk2: 0a 30334i bk3: 0a 30336i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30338i bk10: 38a 30230i bk11: 38a 30194i bk12: 38a 30226i bk13: 36a 30188i bk14: 28a 30147i bk15: 20a 30130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0158228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 603, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 625, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 608, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 575, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7853
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15651
icnt_total_pkts_simt_to_mem=13761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.4075
	minimum = 6
	maximum = 157
Network latency average = 16.0201
	minimum = 6
	maximum = 98
Slowest packet = 14729
Flit latency average = 17.8356
	minimum = 6
	maximum = 97
Slowest flit = 28316
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 5)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 5)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 5)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Network latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Flit latency average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Fragmentation average = -nan (21 samples)
	minimum = nan (21 samples)
	maximum = -nan (21 samples)
Injected packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted packet rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Accepted flit rate average = -nan (21 samples)
	minimum = -nan (21 samples)
	maximum = -nan (21 samples)
Injected packet size average = -nan (21 samples)
Accepted packet size average = -nan (21 samples)
Hops average = -nan (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 30914 (inst/sec)
gpgpu_simulation_rate = 792 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22986
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.0025
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2745
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 18007
	RFC_total_cache_miss_rate = 0.2711
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 780, Miss_rate = 0.372, Pending_hits = 110, Reservation_fails = 367
	L1D_cache_core[5]: Access = 2174, Miss = 867, Miss_rate = 0.399, Pending_hits = 122, Reservation_fails = 470
	L1D_cache_core[6]: Access = 2014, Miss = 727, Miss_rate = 0.361, Pending_hits = 96, Reservation_fails = 61
	L1D_cache_core[7]: Access = 2165, Miss = 818, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 218
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 99, Reservation_fails = 130
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 124, Reservation_fails = 334
	L1D_cache_core[10]: Access = 1820, Miss = 634, Miss_rate = 0.348, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 841, Miss_rate = 0.419, Pending_hits = 126, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.4063
	L1D_total_cache_pending_hits = 1271
	L1D_total_cache_reservation_fails = 5710
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1872
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14023	W0_Idle:72262	W0_Scoreboard:105191	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14976 {8:1872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254592 {136:1872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 182 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22985 
mrq_lat_table:771 	65 	62 	50 	30 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	909 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3852 	1372 	1512 	935 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1045 	528 	284 	30 	0 	0 	0 	1 	8 	62 	1309 	4516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2475      3291    none      none      none      none      none      none      none      none         366       341       349       344       436       352
dram[1]:       2443      3303    none      none      none      none      none      none      none      none         440       380       412       334       386       340
dram[2]:       2378      2967    none      none      none      none      none      none      none      none         336       360       409       394       380       483
dram[3]:       2832      2767    none      none      none      none      none      none      none      none         300       399       326       340       404       399
dram[4]:       4990      2924    none      none      none      none      none      none      none      none         359       382       378       395       413       363
dram[5]:       3713      2946    none      none      none      none      none      none      none      none         438       406       397       333       349       398
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       274         0         0         0         0         0         0         0         0       299       312       391       347       404       379
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       414       417
dram[3]:        270       339         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       318       321
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       377

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30018 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02004
n_activity=2010 dram_eff=0.3025
bk0: 46a 30007i bk1: 36a 30070i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30335i bk5: 0a 30337i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 40a 30217i bk11: 34a 30198i bk12: 34a 30232i bk13: 30a 30247i bk14: 30a 30194i bk15: 28a 30180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0139438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30022 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01991
n_activity=1841 dram_eff=0.3281
bk0: 44a 29981i bk1: 36a 30090i bk2: 0a 30330i bk3: 0a 30334i bk4: 0a 30334i bk5: 0a 30334i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30340i bk10: 34a 30236i bk11: 34a 30184i bk12: 36a 30211i bk13: 26a 30232i bk14: 38a 30147i bk15: 26a 30124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0248879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30009 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02077
n_activity=1963 dram_eff=0.3209
bk0: 44a 30015i bk1: 36a 30106i bk2: 0a 30331i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30338i bk9: 0a 30339i bk10: 34a 30232i bk11: 40a 30177i bk12: 38a 30203i bk13: 30a 30216i bk14: 40a 30162i bk15: 28a 30114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0191192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30011 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.0209
n_activity=1926 dram_eff=0.3292
bk0: 40a 30097i bk1: 36a 30129i bk2: 0a 30334i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30335i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30339i bk9: 0a 30339i bk10: 36a 30223i bk11: 42a 30138i bk12: 40a 30206i bk13: 30a 30208i bk14: 32a 30224i bk15: 34a 30111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01925
n_activity=1868 dram_eff=0.3126
bk0: 38a 30065i bk1: 36a 30099i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 36a 30246i bk11: 38a 30212i bk12: 24a 30267i bk13: 22a 30260i bk14: 30a 30205i bk15: 40a 30205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00583465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01925
n_activity=1726 dram_eff=0.3384
bk0: 36a 30124i bk1: 36a 30110i bk2: 0a 30334i bk3: 0a 30336i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30338i bk10: 38a 30230i bk11: 38a 30194i bk12: 38a 30226i bk13: 36a 30188i bk14: 28a 30147i bk15: 20a 30130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0158228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 603, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 625, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 608, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 575, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7853
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15651
icnt_total_pkts_simt_to_mem=13761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Network latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Flit latency average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Fragmentation average = -nan (22 samples)
	minimum = nan (22 samples)
	maximum = -nan (22 samples)
Injected packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted packet rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Accepted flit rate average = -nan (22 samples)
	minimum = -nan (22 samples)
	maximum = -nan (22 samples)
Injected packet size average = -nan (22 samples)
Accepted packet size average = -nan (22 samples)
Hops average = -nan (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 22986
gpu_tot_sim_insn = 896511
gpu_tot_ipc =      39.0025
gpu_tot_issued_cta = 64
max_total_param_size = 0
gpu_stall_dramfull = 60
gpu_stall_icnt2sh    = 2745
gpu_total_sim_rate=30914
RFC_cache:
	RFC_total_cache_accesses = 66413
	RFC_total_cache_misses = 18007
	RFC_total_cache_miss_rate = 0.2711
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 34956
	L1I_total_cache_misses = 990
	L1I_total_cache_miss_rate = 0.0283
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 780, Miss_rate = 0.372, Pending_hits = 110, Reservation_fails = 367
	L1D_cache_core[5]: Access = 2174, Miss = 867, Miss_rate = 0.399, Pending_hits = 122, Reservation_fails = 470
	L1D_cache_core[6]: Access = 2014, Miss = 727, Miss_rate = 0.361, Pending_hits = 96, Reservation_fails = 61
	L1D_cache_core[7]: Access = 2165, Miss = 818, Miss_rate = 0.378, Pending_hits = 120, Reservation_fails = 218
	L1D_cache_core[8]: Access = 1739, Miss = 635, Miss_rate = 0.365, Pending_hits = 99, Reservation_fails = 130
	L1D_cache_core[9]: Access = 2201, Miss = 830, Miss_rate = 0.377, Pending_hits = 124, Reservation_fails = 334
	L1D_cache_core[10]: Access = 1820, Miss = 634, Miss_rate = 0.348, Pending_hits = 95, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2006, Miss = 841, Miss_rate = 0.419, Pending_hits = 126, Reservation_fails = 590
	L1D_cache_core[12]: Access = 212, Miss = 152, Miss_rate = 0.717, Pending_hits = 48, Reservation_fails = 512
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 18169
	L1D_total_cache_misses = 7382
	L1D_total_cache_miss_rate = 0.4063
	L1D_total_cache_pending_hits = 1271
	L1D_total_cache_reservation_fails = 5710
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 6144
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0781
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 949
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5664
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5510
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 33966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 990
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 2104896
gpgpu_n_tot_w_icount = 65778
gpgpu_n_stall_shd_mem = 12928
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1872
gpgpu_n_mem_write_global = 5896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 47145
gpgpu_n_store_insn = 12369
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11048
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14023	W0_Idle:72262	W0_Scoreboard:105191	W1:20539	W2:7959	W3:5637	W4:2615	W5:1099	W6:289	W7:48	W8:80	W9:128	W10:136	W11:112	W12:168	W13:136	W14:112	W15:48	W16:16	W17:24	W18:8	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:26624
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14976 {8:1872,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 236224 {40:5890,72:3,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 560 {8:70,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254592 {136:1872,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 47168 {8:5896,}
traffic_breakdown_memtocore[INST_ACC_R] = 9520 {136:70,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 456 
averagemflatency = 182 
max_icnt2mem_latency = 210 
max_icnt2sh_latency = 22985 
mrq_lat_table:771 	65 	62 	50 	30 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6874 	909 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3852 	1372 	1512 	935 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1045 	528 	284 	30 	0 	0 	0 	1 	8 	62 	1309 	4516 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 17.000000 17.000000 15.000000 15.000000 14.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 17.000000 18.000000 13.000000 19.000000 13.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 17.000000 20.000000 19.000000 15.000000 20.000000 14.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 21.000000 20.000000 15.000000 16.000000 17.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 18.000000 19.000000 12.000000 11.000000 15.000000 20.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 19.000000 19.000000 19.000000 18.000000 14.000000 10.000000 
average row locality = 989/55 = 17.981817
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        17        17        15        15        14 
dram[1]:        22        18         0         0         0         0         0         0         0         0        17        17        18        13        19        13 
dram[2]:        22        18         0         0         0         0         0         0         0         0        17        20        19        15        20        14 
dram[3]:        20        18         0         0         0         0         0         0         0         0        18        21        20        15        16        17 
dram[4]:        19        18         0         0         0         0         0         0         0         0        18        19        12        11        15        20 
dram[5]:        18        18         0         0         0         0         0         0         0         0        19        19        19        18        14        10 
total reads: 833
min_bank_accesses = 0!
chip skew: 145/132 = 1.10
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       2475      3291    none      none      none      none      none      none      none      none         366       341       349       344       436       352
dram[1]:       2443      3303    none      none      none      none      none      none      none      none         440       380       412       334       386       340
dram[2]:       2378      2967    none      none      none      none      none      none      none      none         336       360       409       394       380       483
dram[3]:       2832      2767    none      none      none      none      none      none      none      none         300       399       326       340       404       399
dram[4]:       4990      2924    none      none      none      none      none      none      none      none         359       382       378       395       413       363
dram[5]:       3713      2946    none      none      none      none      none      none      none      none         438       406       397       333       349       398
maximum mf latency per bank:
dram[0]:        331       277         0         0         0         0         0         0         0         0       308       299       324       324       367       323
dram[1]:        322       274         0         0         0         0         0         0         0         0       299       312       391       347       404       379
dram[2]:        369       307         0         0         0         0         0         0         0         0       344       321       408       359       414       417
dram[3]:        270       339         0         0         0         0         0         0         0         0       307       338       356       391       352       456
dram[4]:        340       277         0         0         0         0         0         0         0         0       302       315       331       309       318       321
dram[5]:        313       268         0         0         0         0         0         0         0         0       330       323       330       308       392       377

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30018 n_act=11 n_pre=3 n_req=165 n_rd=278 n_write=26 bw_util=0.02004
n_activity=2010 dram_eff=0.3025
bk0: 46a 30007i bk1: 36a 30070i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30335i bk5: 0a 30337i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 40a 30217i bk11: 34a 30198i bk12: 34a 30232i bk13: 30a 30247i bk14: 30a 30194i bk15: 28a 30180i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0139438
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30022 n_act=10 n_pre=2 n_req=165 n_rd=274 n_write=28 bw_util=0.01991
n_activity=1841 dram_eff=0.3281
bk0: 44a 29981i bk1: 36a 30090i bk2: 0a 30330i bk3: 0a 30334i bk4: 0a 30334i bk5: 0a 30334i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30340i bk10: 34a 30236i bk11: 34a 30184i bk12: 36a 30211i bk13: 26a 30232i bk14: 38a 30147i bk15: 26a 30124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0248879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30009 n_act=10 n_pre=2 n_req=170 n_rd=290 n_write=25 bw_util=0.02077
n_activity=1963 dram_eff=0.3209
bk0: 44a 30015i bk1: 36a 30106i bk2: 0a 30331i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30338i bk9: 0a 30339i bk10: 34a 30232i bk11: 40a 30177i bk12: 38a 30203i bk13: 30a 30216i bk14: 40a 30162i bk15: 28a 30114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0191192
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30011 n_act=8 n_pre=0 n_req=172 n_rd=290 n_write=27 bw_util=0.0209
n_activity=1926 dram_eff=0.3292
bk0: 40a 30097i bk1: 36a 30129i bk2: 0a 30334i bk3: 0a 30334i bk4: 0a 30335i bk5: 0a 30335i bk6: 0a 30337i bk7: 0a 30338i bk8: 0a 30339i bk9: 0a 30339i bk10: 36a 30223i bk11: 42a 30138i bk12: 40a 30206i bk13: 30a 30208i bk14: 32a 30224i bk15: 34a 30111i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0114056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=160 n_rd=264 n_write=28 bw_util=0.01925
n_activity=1868 dram_eff=0.3126
bk0: 38a 30065i bk1: 36a 30099i bk2: 0a 30333i bk3: 0a 30335i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30337i bk7: 0a 30337i bk8: 0a 30338i bk9: 0a 30338i bk10: 36a 30246i bk11: 38a 30212i bk12: 24a 30267i bk13: 22a 30260i bk14: 30a 30205i bk15: 40a 30205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00583465
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30336 n_nop=30036 n_act=8 n_pre=0 n_req=157 n_rd=270 n_write=22 bw_util=0.01925
n_activity=1726 dram_eff=0.3384
bk0: 36a 30124i bk1: 36a 30110i bk2: 0a 30334i bk3: 0a 30336i bk4: 0a 30336i bk5: 0a 30336i bk6: 0a 30336i bk7: 0a 30337i bk8: 0a 30337i bk9: 0a 30338i bk10: 38a 30230i bk11: 38a 30194i bk12: 38a 30226i bk13: 36a 30188i bk14: 28a 30147i bk15: 20a 30130i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0158228

========= L2 cache stats =========
L2_cache_bank[0]: Access = 627, Miss = 75, Miss_rate = 0.120, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 679, Miss = 64, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 642, Miss = 76, Miss_rate = 0.118, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 650, Miss = 61, Miss_rate = 0.094, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 603, Miss = 78, Miss_rate = 0.129, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 594, Miss = 67, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 625, Miss = 74, Miss_rate = 0.118, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 556, Miss = 71, Miss_rate = 0.128, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 1000, Miss = 64, Miss_rate = 0.064, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 608, Miss = 68, Miss_rate = 0.112, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 694, Miss = 70, Miss_rate = 0.101, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 575, Miss = 65, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 7853
L2_total_cache_misses = 833
L2_total_cache_miss_rate = 0.1061
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1180
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 688
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5740
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=15651
icnt_total_pkts_simt_to_mem=13761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Network latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Flit latency average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Fragmentation average = -nan (23 samples)
	minimum = nan (23 samples)
	maximum = -nan (23 samples)
Injected packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted packet rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected flit rate average = -nan (23 samples)

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Accepted flit rate average = -nan (23 samples)
	minimum = -nan (23 samples)
	maximum = -nan (23 samples)
Injected packet size average = -nan (23 samples)
Accepted packet size average = -nan (23 samples)
Hops average = -nan (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,22986)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(7,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 23486  inst.: 1004816 (ipc=216.6) sim_rate=32413 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:29:19 2018
GPGPU-Sim uArch: cycles simulated: 23986  inst.: 1019421 (ipc=122.9) sim_rate=30891 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 11:29:21 2018
GPGPU-Sim uArch: cycles simulated: 24486  inst.: 1021728 (ipc=83.5) sim_rate=30050 (inst/sec) elapsed = 0:0:00:34 / Sat Apr 14 11:29:22 2018
GPGPU-Sim uArch: cycles simulated: 24986  inst.: 1034791 (ipc=69.1) sim_rate=28744 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 11:29:24 2018
GPGPU-Sim uArch: cycles simulated: 25486  inst.: 1043037 (ipc=58.6) sim_rate=27448 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:29:26 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(7,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 25986  inst.: 1052875 (ipc=52.1) sim_rate=26996 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 11:29:27 2018
GPGPU-Sim uArch: cycles simulated: 26486  inst.: 1061232 (ipc=47.1) sim_rate=25883 (inst/sec) elapsed = 0:0:00:41 / Sat Apr 14 11:29:29 2018
GPGPU-Sim uArch: cycles simulated: 26986  inst.: 1072222 (ipc=43.9) sim_rate=24935 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 11:29:31 2018
GPGPU-Sim uArch: cycles simulated: 27486  inst.: 1080291 (ipc=40.8) sim_rate=24006 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 11:29:33 2018
GPGPU-Sim uArch: cycles simulated: 27986  inst.: 1091251 (ipc=38.9) sim_rate=23218 (inst/sec) elapsed = 0:0:00:47 / Sat Apr 14 11:29:35 2018
GPGPU-Sim uArch: cycles simulated: 28486  inst.: 1100735 (ipc=37.1) sim_rate=22931 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 11:29:36 2018
GPGPU-Sim uArch: cycles simulated: 28986  inst.: 1110193 (ipc=35.6) sim_rate=22203 (inst/sec) elapsed = 0:0:00:50 / Sat Apr 14 11:29:38 2018
GPGPU-Sim uArch: cycles simulated: 29486  inst.: 1118140 (ipc=34.1) sim_rate=21502 (inst/sec) elapsed = 0:0:00:52 / Sat Apr 14 11:29:40 2018
GPGPU-Sim uArch: cycles simulated: 29986  inst.: 1128825 (ipc=33.2) sim_rate=20904 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 11:29:42 2018
GPGPU-Sim uArch: cycles simulated: 30486  inst.: 1138346 (ipc=32.2) sim_rate=20327 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 11:29:44 2018
GPGPU-Sim uArch: cycles simulated: 30986  inst.: 1147852 (ipc=31.4) sim_rate=19790 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:29:46 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,0,0) tid=(476,0,0)
GPGPU-Sim uArch: cycles simulated: 31486  inst.: 1158056 (ipc=30.8) sim_rate=19300 (inst/sec) elapsed = 0:0:01:00 / Sat Apr 14 11:29:48 2018
GPGPU-Sim uArch: cycles simulated: 31986  inst.: 1166920 (ipc=30.0) sim_rate=18821 (inst/sec) elapsed = 0:0:01:02 / Sat Apr 14 11:29:50 2018
GPGPU-Sim uArch: cycles simulated: 32486  inst.: 1176256 (ipc=29.4) sim_rate=18096 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 14 11:29:53 2018
GPGPU-Sim uArch: cycles simulated: 32986  inst.: 1186879 (ipc=29.0) sim_rate=17714 (inst/sec) elapsed = 0:0:01:07 / Sat Apr 14 11:29:55 2018
GPGPU-Sim uArch: cycles simulated: 33486  inst.: 1194541 (ipc=28.4) sim_rate=17312 (inst/sec) elapsed = 0:0:01:09 / Sat Apr 14 11:29:57 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10655,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 33986  inst.: 1200742 (ipc=27.7) sim_rate=16911 (inst/sec) elapsed = 0:0:01:11 / Sat Apr 14 11:29:59 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11201,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11305,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11315,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11437,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34486  inst.: 1203655 (ipc=26.7) sim_rate=16488 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 11:30:01 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11630,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 34986  inst.: 1204762 (ipc=25.7) sim_rate=16280 (inst/sec) elapsed = 0:0:01:14 / Sat Apr 14 11:30:02 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12360,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12430,22986), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 5.
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 12431
gpu_sim_insn = 308581
gpu_ipc =      24.8235
gpu_tot_sim_cycle = 35417
gpu_tot_sim_insn = 1205092
gpu_tot_ipc =      34.0258
gpu_tot_issued_cta = 72
max_total_param_size = 0
gpu_stall_dramfull = 11696
gpu_stall_icnt2sh    = 54825
gpu_total_sim_rate=16285
RFC_cache:
	RFC_total_cache_accesses = 109936
	RFC_total_cache_misses = 29378
	RFC_total_cache_miss_rate = 0.2672
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 55335
	L1I_total_cache_misses = 1038
	L1I_total_cache_miss_rate = 0.0188
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 208, Miss = 149, Miss_rate = 0.716, Pending_hits = 48, Reservation_fails = 533
	L1D_cache_core[1]: Access = 321, Miss = 203, Miss_rate = 0.632, Pending_hits = 60, Reservation_fails = 572
	L1D_cache_core[2]: Access = 284, Miss = 178, Miss_rate = 0.627, Pending_hits = 61, Reservation_fails = 474
	L1D_cache_core[3]: Access = 479, Miss = 242, Miss_rate = 0.505, Pending_hits = 66, Reservation_fails = 537
	L1D_cache_core[4]: Access = 2098, Miss = 780, Miss_rate = 0.372, Pending_hits = 110, Reservation_fails = 367
	L1D_cache_core[5]: Access = 6385, Miss = 2927, Miss_rate = 0.458, Pending_hits = 467, Reservation_fails = 5242
	L1D_cache_core[6]: Access = 5928, Miss = 2594, Miss_rate = 0.438, Pending_hits = 454, Reservation_fails = 4441
	L1D_cache_core[7]: Access = 6379, Miss = 2823, Miss_rate = 0.443, Pending_hits = 425, Reservation_fails = 4487
	L1D_cache_core[8]: Access = 5516, Miss = 2285, Miss_rate = 0.414, Pending_hits = 352, Reservation_fails = 3459
	L1D_cache_core[9]: Access = 6060, Miss = 2568, Miss_rate = 0.424, Pending_hits = 394, Reservation_fails = 4274
	L1D_cache_core[10]: Access = 5716, Miss = 2363, Miss_rate = 0.413, Pending_hits = 349, Reservation_fails = 3458
	L1D_cache_core[11]: Access = 5613, Miss = 2409, Miss_rate = 0.429, Pending_hits = 378, Reservation_fails = 3950
	L1D_cache_core[12]: Access = 3961, Miss = 1807, Miss_rate = 0.456, Pending_hits = 319, Reservation_fails = 4171
	L1D_cache_core[13]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 48, Reservation_fails = 424
	L1D_cache_core[14]: Access = 224, Miss = 164, Miss_rate = 0.732, Pending_hits = 48, Reservation_fails = 488
	L1D_total_cache_accesses = 49396
	L1D_total_cache_misses = 21654
	L1D_total_cache_miss_rate = 0.4384
	L1D_total_cache_pending_hits = 3579
	L1D_total_cache_reservation_fails = 36877
	L1D_cache_data_port_util = 0.109
	L1D_cache_fill_port_util = 0.033
L1C_cache:
	L1C_total_cache_accesses = 7040
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0682
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 104036
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3447
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 36671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14361
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17347
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 54297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1038
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
120, 112, 112, 112, 120, 120, 112, 112, 112, 112, 112, 112, 120, 112, 112, 112, 
gpgpu_n_tot_thrd_icount = 3311424
gpgpu_n_tot_w_icount = 103482
gpgpu_n_stall_shd_mem = 65383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7293
gpgpu_n_mem_write_global = 15178
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 97244
gpgpu_n_store_insn = 23143
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 225280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 63503
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:65640	W0_Idle:77798	W0_Scoreboard:195030	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1979	W11:1626	W12:1991	W13:1419	W14:1002	W15:498	W16:134	W17:201	W18:51	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30208
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58344 {8:7293,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 612016 {40:15115,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 584 {8:73,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 991848 {136:7293,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 121424 {8:15178,}
traffic_breakdown_memtocore[INST_ACC_R] = 9928 {136:73,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 235 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 35416 
mrq_lat_table:1119 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14684 	7686 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6776 	3319 	6219 	4607 	1474 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1566 	2144 	2902 	690 	6 	0 	0 	1 	8 	62 	1309 	12433 	1365 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	52 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8059     12560    none      none      none      none      none      none      none      none        1358      1585      1293      1440      1094      1194
dram[1]:       7376     13356    none      none      none      none      none      none      none      none        1548      1858      1325      1534      1136      1198
dram[2]:       8194      9187    none      none      none      none      none      none      none      none        1337      1482      1317      1441      1146      1163
dram[3]:       8848      9496    none      none      none      none      none      none      none      none        1546      1607      1393      1231      1304      1229
dram[4]:      12076      8656    none      none      none      none      none      none      none      none        1359      1567      1304      1343      1118      1026
dram[5]:      14451      9821    none      none      none      none      none      none      none      none        1749      1862      1589      1476      1266      1280
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        512       592         0         0         0         0         0         0         0         0       483       611       613       470       482       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       462         0         0         0         0         0         0         0         0       401       397       446       420       456       375
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46284 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01908
n_activity=2677 dram_eff=0.3332
bk0: 46a 46415i bk1: 36a 46478i bk2: 0a 46741i bk3: 0a 46743i bk4: 0a 46743i bk5: 0a 46745i bk6: 0a 46745i bk7: 0a 46745i bk8: 0a 46746i bk9: 0a 46746i bk10: 40a 46625i bk11: 44a 46582i bk12: 64a 46559i bk13: 64a 46567i bk14: 64a 46472i bk15: 62a 46437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0125792
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46286 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01908
n_activity=2539 dram_eff=0.3513
bk0: 44a 46389i bk1: 36a 46498i bk2: 0a 46738i bk3: 0a 46742i bk4: 0a 46742i bk5: 0a 46742i bk6: 0a 46744i bk7: 0a 46745i bk8: 0a 46745i bk9: 0a 46748i bk10: 40a 46632i bk11: 44a 46569i bk12: 64a 46531i bk13: 64a 46523i bk14: 64a 46440i bk15: 62a 46436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0207513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46291 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.01887
n_activity=2650 dram_eff=0.3328
bk0: 44a 46423i bk1: 36a 46514i bk2: 0a 46739i bk3: 0a 46742i bk4: 0a 46743i bk5: 0a 46744i bk6: 0a 46745i bk7: 0a 46746i bk8: 0a 46746i bk9: 0a 46747i bk10: 40a 46628i bk11: 44a 46575i bk12: 64a 46549i bk13: 64a 46548i bk14: 62a 46504i bk15: 62a 46392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0133279
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46295 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.01887
n_activity=2600 dram_eff=0.3392
bk0: 40a 46505i bk1: 36a 46537i bk2: 0a 46742i bk3: 0a 46742i bk4: 0a 46743i bk5: 0a 46743i bk6: 0a 46745i bk7: 0a 46746i bk8: 0a 46747i bk9: 0a 46747i bk10: 40a 46623i bk11: 44a 46542i bk12: 64a 46559i bk13: 64a 46535i bk14: 62a 46546i bk15: 64a 46421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0084075
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46292 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.019
n_activity=2675 dram_eff=0.332
bk0: 38a 46473i bk1: 36a 46507i bk2: 0a 46741i bk3: 0a 46743i bk4: 0a 46744i bk5: 0a 46744i bk6: 0a 46745i bk7: 0a 46745i bk8: 0a 46746i bk9: 0a 46746i bk10: 44a 46637i bk11: 44a 46601i bk12: 64a 46575i bk13: 64a 46553i bk14: 62a 46507i bk15: 64a 46554i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432141
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=46744 n_nop=46304 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01848
n_activity=2468 dram_eff=0.3501
bk0: 36a 46532i bk1: 36a 46518i bk2: 0a 46742i bk3: 0a 46744i bk4: 0a 46744i bk5: 0a 46744i bk6: 0a 46744i bk7: 0a 46745i bk8: 0a 46745i bk9: 0a 46746i bk10: 44a 46626i bk11: 44a 46586i bk12: 64a 46577i bk13: 62a 46529i bk14: 62a 46450i bk15: 62a 46405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0113384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1821, Miss = 107, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2056, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1769, Miss = 106, Miss_rate = 0.060, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2051, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1804, Miss = 105, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1728, Miss = 103, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1781, Miss = 103, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1730, Miss = 104, Miss_rate = 0.060, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2360, Miss = 104, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1694, Miss = 104, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2067, Miss = 103, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1698, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22559
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0553
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6187
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15022
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 55
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.095
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=52053
icnt_total_pkts_simt_to_mem=37890
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 36.1381
	minimum = 6
	maximum = 268
Network latency average = 22.9213
	minimum = 6
	maximum = 251
Slowest packet = 22859
Flit latency average = 20.9194
	minimum = 6
	maximum = 250
Slowest flit = 46088
Fragmentation average = 0.0647355
	minimum = 0
	maximum = 216
Injected packet rate average = 0.0876304
	minimum = 0 (at node 0)
	maximum = 0.17022 (at node 5)
Accepted packet rate average = 0.0876304
	minimum = 0 (at node 0)
	maximum = 0.17022 (at node 5)
Injected flit rate average = 0.180347
	minimum = 0 (at node 0)
	maximum = 0.27721 (at node 5)
Accepted flit rate average= 0.180347
	minimum = 0 (at node 0)
	maximum = 0.430858 (at node 5)
Injected packet length average = 2.05804
Accepted packet length average = 2.05804
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Network latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Flit latency average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Fragmentation average = -nan (24 samples)
	minimum = nan (24 samples)
	maximum = -nan (24 samples)
Injected packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted packet rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Accepted flit rate average = -nan (24 samples)
	minimum = -nan (24 samples)
	maximum = -nan (24 samples)
Injected packet size average = -nan (24 samples)
Accepted packet size average = -nan (24 samples)
Hops average = -nan (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 16285 (inst/sec)
gpgpu_simulation_rate = 478 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,35417)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,0,0) tid=(342,0,0)
GPGPU-Sim uArch: cycles simulated: 35917  inst.: 1308237 (ipc=206.3) sim_rate=17213 (inst/sec) elapsed = 0:0:01:16 / Sat Apr 14 11:30:04 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (770,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (803,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (827,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (887,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (890,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (899,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (908,35417), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 10 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 10 '_Z7Kernel2PbS_S_S_i' finished on shader 5.
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 909
gpu_sim_insn = 108082
gpu_ipc =     118.9021
gpu_tot_sim_cycle = 36326
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.1497
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11696
gpu_stall_icnt2sh    = 54825
gpu_total_sim_rate=17054
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 29890
	RFC_total_cache_miss_rate = 0.2630
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 840, Miss_rate = 0.386, Pending_hits = 122, Reservation_fails = 680
	L1D_cache_core[5]: Access = 6465, Miss = 2987, Miss_rate = 0.462, Pending_hits = 479, Reservation_fails = 5459
	L1D_cache_core[6]: Access = 5928, Miss = 2594, Miss_rate = 0.438, Pending_hits = 454, Reservation_fails = 4441
	L1D_cache_core[7]: Access = 6379, Miss = 2823, Miss_rate = 0.443, Pending_hits = 425, Reservation_fails = 4487
	L1D_cache_core[8]: Access = 5516, Miss = 2285, Miss_rate = 0.414, Pending_hits = 352, Reservation_fails = 3459
	L1D_cache_core[9]: Access = 6060, Miss = 2568, Miss_rate = 0.424, Pending_hits = 394, Reservation_fails = 4274
	L1D_cache_core[10]: Access = 5716, Miss = 2363, Miss_rate = 0.413, Pending_hits = 349, Reservation_fails = 3458
	L1D_cache_core[11]: Access = 5613, Miss = 2409, Miss_rate = 0.429, Pending_hits = 378, Reservation_fails = 3950
	L1D_cache_core[12]: Access = 3961, Miss = 1807, Miss_rate = 0.456, Pending_hits = 319, Reservation_fails = 4171
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22155
	L1D_total_cache_miss_rate = 0.4428
	L1D_total_cache_pending_hits = 3675
	L1D_total_cache_reservation_fails = 38864
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7325
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68477	W0_Idle:82873	W0_Scoreboard:196632	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58600 {8:7325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 996200 {136:7325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 36325 
mrq_lat_table:1119 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15124 	7790 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6845 	3347 	6270 	4908 	1571 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1598 	2144 	2902 	690 	6 	0 	0 	1 	8 	62 	1309 	12433 	1877 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8265     12788    none      none      none      none      none      none      none      none        1358      1585      1293      1440      1094      1194
dram[1]:       7586     13608    none      none      none      none      none      none      none      none        1548      1858      1325      1534      1136      1198
dram[2]:       8368      9431    none      none      none      none      none      none      none      none        1337      1482      1317      1441      1146      1163
dram[3]:       9065      9755    none      none      none      none      none      none      none      none        1546      1607      1393      1231      1304      1229
dram[4]:      13133      8873    none      none      none      none      none      none      none      none        1359      1567      1304      1343      1118      1026
dram[5]:      14734     10076    none      none      none      none      none      none      none      none        1749      1862      1589      1476      1266      1280
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        512       592         0         0         0         0         0         0         0         0       483       611       613       470       482       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       462         0         0         0         0         0         0         0         0       401       397       446       420       456       375
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47483 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01861
n_activity=2677 dram_eff=0.3332
bk0: 46a 47614i bk1: 36a 47677i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47942i bk5: 0a 47944i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 40a 47824i bk11: 44a 47781i bk12: 64a 47758i bk13: 64a 47766i bk14: 64a 47671i bk15: 62a 47636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47485 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01861
n_activity=2539 dram_eff=0.3513
bk0: 44a 47588i bk1: 36a 47697i bk2: 0a 47937i bk3: 0a 47941i bk4: 0a 47941i bk5: 0a 47941i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47947i bk10: 40a 47831i bk11: 44a 47768i bk12: 64a 47730i bk13: 64a 47722i bk14: 64a 47639i bk15: 62a 47635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0202324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47490 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.0184
n_activity=2650 dram_eff=0.3328
bk0: 44a 47622i bk1: 36a 47713i bk2: 0a 47938i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47945i bk9: 0a 47946i bk10: 40a 47827i bk11: 44a 47774i bk12: 64a 47748i bk13: 64a 47747i bk14: 62a 47703i bk15: 62a 47591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47494 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.0184
n_activity=2600 dram_eff=0.3392
bk0: 40a 47704i bk1: 36a 47736i bk2: 0a 47941i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47942i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47946i bk9: 0a 47946i bk10: 40a 47822i bk11: 44a 47741i bk12: 64a 47758i bk13: 64a 47734i bk14: 62a 47745i bk15: 64a 47620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00819723
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47491 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01852
n_activity=2675 dram_eff=0.332
bk0: 38a 47672i bk1: 36a 47706i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 44a 47836i bk11: 44a 47800i bk12: 64a 47774i bk13: 64a 47752i bk14: 62a 47706i bk15: 64a 47753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00421334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47503 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01802
n_activity=2468 dram_eff=0.3501
bk0: 36a 47731i bk1: 36a 47717i bk2: 0a 47941i bk3: 0a 47943i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47945i bk10: 44a 47825i bk11: 44a 47785i bk12: 64a 47776i bk13: 62a 47728i bk14: 62a 47649i bk15: 62a 47604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1855, Miss = 107, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2092, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1803, Miss = 106, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2087, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1840, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1762, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1815, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1764, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1728, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2103, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23105
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0540
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=52735
icnt_total_pkts_simt_to_mem=38948
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.446
	minimum = 6
	maximum = 148
Network latency average = 16.0522
	minimum = 6
	maximum = 98
Slowest packet = 45221
Flit latency average = 17.8759
	minimum = 6
	maximum = 97
Slowest flit = 90599
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Accepted packet rate average = 0.0444933
	minimum = 0 (at node 6)
	maximum = 0.180418 (at node 23)
Injected flit rate average = 0.070896
	minimum = 0 (at node 6)
	maximum = 0.19802 (at node 23)
Accepted flit rate average= 0.070896
	minimum = 0 (at node 6)
	maximum = 0.356436 (at node 23)
Injected packet length average = 1.59341
Accepted packet length average = 1.59341
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Network latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Flit latency average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Fragmentation average = -nan (25 samples)
	minimum = nan (25 samples)
	maximum = -nan (25 samples)
Injected packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted packet rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Accepted flit rate average = -nan (25 samples)
	minimum = -nan (25 samples)
	maximum = -nan (25 samples)
Injected packet size average = -nan (25 samples)
Accepted packet size average = -nan (25 samples)
Hops average = -nan (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 17 sec (77 sec)
gpgpu_simulation_rate = 17054 (inst/sec)
gpgpu_simulation_rate = 471 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36326
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.1497
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11696
gpu_stall_icnt2sh    = 54825
gpu_total_sim_rate=17054
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 29890
	RFC_total_cache_miss_rate = 0.2630
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 840, Miss_rate = 0.386, Pending_hits = 122, Reservation_fails = 680
	L1D_cache_core[5]: Access = 6465, Miss = 2987, Miss_rate = 0.462, Pending_hits = 479, Reservation_fails = 5459
	L1D_cache_core[6]: Access = 5928, Miss = 2594, Miss_rate = 0.438, Pending_hits = 454, Reservation_fails = 4441
	L1D_cache_core[7]: Access = 6379, Miss = 2823, Miss_rate = 0.443, Pending_hits = 425, Reservation_fails = 4487
	L1D_cache_core[8]: Access = 5516, Miss = 2285, Miss_rate = 0.414, Pending_hits = 352, Reservation_fails = 3459
	L1D_cache_core[9]: Access = 6060, Miss = 2568, Miss_rate = 0.424, Pending_hits = 394, Reservation_fails = 4274
	L1D_cache_core[10]: Access = 5716, Miss = 2363, Miss_rate = 0.413, Pending_hits = 349, Reservation_fails = 3458
	L1D_cache_core[11]: Access = 5613, Miss = 2409, Miss_rate = 0.429, Pending_hits = 378, Reservation_fails = 3950
	L1D_cache_core[12]: Access = 3961, Miss = 1807, Miss_rate = 0.456, Pending_hits = 319, Reservation_fails = 4171
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22155
	L1D_total_cache_miss_rate = 0.4428
	L1D_total_cache_pending_hits = 3675
	L1D_total_cache_reservation_fails = 38864
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7325
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68477	W0_Idle:82873	W0_Scoreboard:196632	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58600 {8:7325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 996200 {136:7325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 36325 
mrq_lat_table:1119 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15124 	7790 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6845 	3347 	6270 	4908 	1571 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1598 	2144 	2902 	690 	6 	0 	0 	1 	8 	62 	1309 	12433 	1877 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8265     12788    none      none      none      none      none      none      none      none        1358      1585      1293      1440      1094      1194
dram[1]:       7586     13608    none      none      none      none      none      none      none      none        1548      1858      1325      1534      1136      1198
dram[2]:       8368      9431    none      none      none      none      none      none      none      none        1337      1482      1317      1441      1146      1163
dram[3]:       9065      9755    none      none      none      none      none      none      none      none        1546      1607      1393      1231      1304      1229
dram[4]:      13133      8873    none      none      none      none      none      none      none      none        1359      1567      1304      1343      1118      1026
dram[5]:      14734     10076    none      none      none      none      none      none      none      none        1749      1862      1589      1476      1266      1280
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        512       592         0         0         0         0         0         0         0         0       483       611       613       470       482       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       462         0         0         0         0         0         0         0         0       401       397       446       420       456       375
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47483 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01861
n_activity=2677 dram_eff=0.3332
bk0: 46a 47614i bk1: 36a 47677i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47942i bk5: 0a 47944i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 40a 47824i bk11: 44a 47781i bk12: 64a 47758i bk13: 64a 47766i bk14: 64a 47671i bk15: 62a 47636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47485 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01861
n_activity=2539 dram_eff=0.3513
bk0: 44a 47588i bk1: 36a 47697i bk2: 0a 47937i bk3: 0a 47941i bk4: 0a 47941i bk5: 0a 47941i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47947i bk10: 40a 47831i bk11: 44a 47768i bk12: 64a 47730i bk13: 64a 47722i bk14: 64a 47639i bk15: 62a 47635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0202324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47490 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.0184
n_activity=2650 dram_eff=0.3328
bk0: 44a 47622i bk1: 36a 47713i bk2: 0a 47938i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47945i bk9: 0a 47946i bk10: 40a 47827i bk11: 44a 47774i bk12: 64a 47748i bk13: 64a 47747i bk14: 62a 47703i bk15: 62a 47591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47494 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.0184
n_activity=2600 dram_eff=0.3392
bk0: 40a 47704i bk1: 36a 47736i bk2: 0a 47941i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47942i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47946i bk9: 0a 47946i bk10: 40a 47822i bk11: 44a 47741i bk12: 64a 47758i bk13: 64a 47734i bk14: 62a 47745i bk15: 64a 47620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00819723
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47491 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01852
n_activity=2675 dram_eff=0.332
bk0: 38a 47672i bk1: 36a 47706i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 44a 47836i bk11: 44a 47800i bk12: 64a 47774i bk13: 64a 47752i bk14: 62a 47706i bk15: 64a 47753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00421334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47503 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01802
n_activity=2468 dram_eff=0.3501
bk0: 36a 47731i bk1: 36a 47717i bk2: 0a 47941i bk3: 0a 47943i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47945i bk10: 44a 47825i bk11: 44a 47785i bk12: 64a 47776i bk13: 62a 47728i bk14: 62a 47649i bk15: 62a 47604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1855, Miss = 107, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2092, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1803, Miss = 106, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2087, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1840, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1762, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1815, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1764, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1728, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2103, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23105
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0540
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=52735
icnt_total_pkts_simt_to_mem=38948
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Network latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Flit latency average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Fragmentation average = -nan (26 samples)
	minimum = nan (26 samples)
	maximum = -nan (26 samples)
Injected packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted packet rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Accepted flit rate average = -nan (26 samples)
	minimum = -nan (26 samples)
	maximum = -nan (26 samples)
Injected packet size average = -nan (26 samples)
Accepted packet size average = -nan (26 samples)
Hops average = -nan (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 36326
gpu_tot_sim_insn = 1313174
gpu_tot_ipc =      36.1497
gpu_tot_issued_cta = 80
max_total_param_size = 0
gpu_stall_dramfull = 11696
gpu_stall_icnt2sh    = 54825
gpu_total_sim_rate=17054
RFC_cache:
	RFC_total_cache_accesses = 113648
	RFC_total_cache_misses = 29890
	RFC_total_cache_miss_rate = 0.2630
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 57383
	L1I_total_cache_misses = 1070
	L1I_total_cache_miss_rate = 0.0186
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 840, Miss_rate = 0.386, Pending_hits = 122, Reservation_fails = 680
	L1D_cache_core[5]: Access = 6465, Miss = 2987, Miss_rate = 0.462, Pending_hits = 479, Reservation_fails = 5459
	L1D_cache_core[6]: Access = 5928, Miss = 2594, Miss_rate = 0.438, Pending_hits = 454, Reservation_fails = 4441
	L1D_cache_core[7]: Access = 6379, Miss = 2823, Miss_rate = 0.443, Pending_hits = 425, Reservation_fails = 4487
	L1D_cache_core[8]: Access = 5516, Miss = 2285, Miss_rate = 0.414, Pending_hits = 352, Reservation_fails = 3459
	L1D_cache_core[9]: Access = 6060, Miss = 2568, Miss_rate = 0.424, Pending_hits = 394, Reservation_fails = 4274
	L1D_cache_core[10]: Access = 5716, Miss = 2363, Miss_rate = 0.413, Pending_hits = 349, Reservation_fails = 3458
	L1D_cache_core[11]: Access = 5613, Miss = 2409, Miss_rate = 0.429, Pending_hits = 378, Reservation_fails = 3950
	L1D_cache_core[12]: Access = 3961, Miss = 1807, Miss_rate = 0.456, Pending_hits = 319, Reservation_fails = 4171
	L1D_cache_core[13]: Access = 304, Miss = 226, Miss_rate = 0.743, Pending_hits = 60, Reservation_fails = 746
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 50036
	L1D_total_cache_misses = 22155
	L1D_total_cache_miss_rate = 0.4428
	L1D_total_cache_pending_hits = 3675
	L1D_total_cache_reservation_fails = 38864
	L1D_cache_data_port_util = 0.106
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 7680
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 107236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 37215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19530
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7200
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19334
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 56313
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1070
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 3442496
gpgpu_n_tot_w_icount = 107578
gpgpu_n_stall_shd_mem = 67370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7325
gpgpu_n_mem_write_global = 15690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 101340
gpgpu_n_store_insn = 31071
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 245760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 65490
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68477	W0_Idle:82873	W0_Scoreboard:196632	W1:26427	W2:11127	W3:8597	W4:5447	W5:3771	W6:2700	W7:2194	W8:1982	W9:2128	W10:1995	W11:1674	W12:2095	W13:1491	W14:1138	W15:610	W16:278	W17:385	W18:147	W19:48	W20:32	W21:16	W22:16	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33280
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58600 {8:7325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 632496 {40:15627,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 600 {8:75,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 996200 {136:7325,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125520 {8:15690,}
traffic_breakdown_memtocore[INST_ACC_R] = 10200 {136:75,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 36325 
mrq_lat_table:1119 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15124 	7790 	116 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6845 	3347 	6270 	4908 	1571 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1598 	2144 	2902 	690 	6 	0 	0 	1 	8 	62 	1309 	12433 	1877 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	55 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 31.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 31.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 31.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 31.000000 31.000000 31.000000 
average row locality = 1403/55 = 25.509090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        31 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        31        31 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        31        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        31        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        31        31        31 
total reads: 1247
min_bank_accesses = 0!
chip skew: 210/205 = 1.02
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       8265     12788    none      none      none      none      none      none      none      none        1358      1585      1293      1440      1094      1194
dram[1]:       7586     13608    none      none      none      none      none      none      none      none        1548      1858      1325      1534      1136      1198
dram[2]:       8368      9431    none      none      none      none      none      none      none      none        1337      1482      1317      1441      1146      1163
dram[3]:       9065      9755    none      none      none      none      none      none      none      none        1546      1607      1393      1231      1304      1229
dram[4]:      13133      8873    none      none      none      none      none      none      none      none        1359      1567      1304      1343      1118      1026
dram[5]:      14734     10076    none      none      none      none      none      none      none      none        1749      1862      1589      1476      1266      1280
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        512       592         0         0         0         0         0         0         0         0       483       611       613       470       482       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       462         0         0         0         0         0         0         0         0       401       397       446       420       456       375
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47483 n_act=11 n_pre=3 n_req=236 n_rd=420 n_write=26 bw_util=0.01861
n_activity=2677 dram_eff=0.3332
bk0: 46a 47614i bk1: 36a 47677i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47942i bk5: 0a 47944i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 40a 47824i bk11: 44a 47781i bk12: 64a 47758i bk13: 64a 47766i bk14: 64a 47671i bk15: 62a 47636i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0122646
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47485 n_act=10 n_pre=2 n_req=237 n_rd=418 n_write=28 bw_util=0.01861
n_activity=2539 dram_eff=0.3513
bk0: 44a 47588i bk1: 36a 47697i bk2: 0a 47937i bk3: 0a 47941i bk4: 0a 47941i bk5: 0a 47941i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47947i bk10: 40a 47831i bk11: 44a 47768i bk12: 64a 47730i bk13: 64a 47722i bk14: 64a 47639i bk15: 62a 47635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0202324
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47490 n_act=10 n_pre=2 n_req=233 n_rd=416 n_write=25 bw_util=0.0184
n_activity=2650 dram_eff=0.3328
bk0: 44a 47622i bk1: 36a 47713i bk2: 0a 47938i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47945i bk9: 0a 47946i bk10: 40a 47827i bk11: 44a 47774i bk12: 64a 47748i bk13: 64a 47747i bk14: 62a 47703i bk15: 62a 47591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129946
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47494 n_act=8 n_pre=0 n_req=234 n_rd=414 n_write=27 bw_util=0.0184
n_activity=2600 dram_eff=0.3392
bk0: 40a 47704i bk1: 36a 47736i bk2: 0a 47941i bk3: 0a 47941i bk4: 0a 47942i bk5: 0a 47942i bk6: 0a 47944i bk7: 0a 47945i bk8: 0a 47946i bk9: 0a 47946i bk10: 40a 47822i bk11: 44a 47741i bk12: 64a 47758i bk13: 64a 47734i bk14: 62a 47745i bk15: 64a 47620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00819723
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47491 n_act=8 n_pre=0 n_req=236 n_rd=416 n_write=28 bw_util=0.01852
n_activity=2675 dram_eff=0.332
bk0: 38a 47672i bk1: 36a 47706i bk2: 0a 47940i bk3: 0a 47942i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47944i bk7: 0a 47944i bk8: 0a 47945i bk9: 0a 47945i bk10: 44a 47836i bk11: 44a 47800i bk12: 64a 47774i bk13: 64a 47752i bk14: 62a 47706i bk15: 64a 47753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00421334
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=47943 n_nop=47503 n_act=8 n_pre=0 n_req=227 n_rd=410 n_write=22 bw_util=0.01802
n_activity=2468 dram_eff=0.3501
bk0: 36a 47731i bk1: 36a 47717i bk2: 0a 47941i bk3: 0a 47943i bk4: 0a 47943i bk5: 0a 47943i bk6: 0a 47943i bk7: 0a 47944i bk8: 0a 47944i bk9: 0a 47945i bk10: 44a 47825i bk11: 44a 47785i bk12: 64a 47776i bk13: 62a 47728i bk14: 62a 47649i bk15: 62a 47604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0110548

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1855, Miss = 107, Miss_rate = 0.058, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2092, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1803, Miss = 106, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2087, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1840, Miss = 105, Miss_rate = 0.057, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 1762, Miss = 103, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1815, Miss = 103, Miss_rate = 0.057, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 1764, Miss = 104, Miss_rate = 0.059, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 2524, Miss = 104, Miss_rate = 0.041, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 1728, Miss = 104, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2103, Miss = 103, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 1732, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23105
L2_total_cache_misses = 1247
L2_total_cache_miss_rate = 0.0540
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6219
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1102
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15534
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=52735
icnt_total_pkts_simt_to_mem=38948
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Network latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Flit latency average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Fragmentation average = -nan (27 samples)
	minimum = nan (27 samples)
	maximum = -nan (27 samples)
Injected packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted packet rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Accepted flit rate average = -nan (27 samples)
	minimum = -nan (27 samples)
	maximum = -nan (27 samples)
Injected packet size average = -nan (27 samples)
Accepted packet size average = -nan (27 samples)
Hops average = -nan (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,36326)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(1,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 36826  inst.: 1423295 (ipc=220.2) sim_rate=18016 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:30:07 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,0,0) tid=(352,0,0)
GPGPU-Sim uArch: cycles simulated: 37326  inst.: 1440626 (ipc=127.5) sim_rate=17568 (inst/sec) elapsed = 0:0:01:22 / Sat Apr 14 11:30:10 2018
GPGPU-Sim uArch: cycles simulated: 37826  inst.: 1445674 (ipc=88.3) sim_rate=17210 (inst/sec) elapsed = 0:0:01:24 / Sat Apr 14 11:30:12 2018
GPGPU-Sim uArch: cycles simulated: 38326  inst.: 1464593 (ipc=75.7) sim_rate=17030 (inst/sec) elapsed = 0:0:01:26 / Sat Apr 14 11:30:14 2018
GPGPU-Sim uArch: cycles simulated: 38826  inst.: 1476896 (ipc=65.5) sim_rate=16594 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 11:30:17 2018
GPGPU-Sim uArch: cycles simulated: 39326  inst.: 1491236 (ipc=59.4) sim_rate=16387 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 11:30:19 2018
GPGPU-Sim uArch: cycles simulated: 39826  inst.: 1509460 (ipc=56.1) sim_rate=16058 (inst/sec) elapsed = 0:0:01:34 / Sat Apr 14 11:30:22 2018
GPGPU-Sim uArch: cycles simulated: 40326  inst.: 1525236 (ipc=53.0) sim_rate=15887 (inst/sec) elapsed = 0:0:01:36 / Sat Apr 14 11:30:24 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(3,0,0) tid=(341,0,0)
GPGPU-Sim uArch: cycles simulated: 40826  inst.: 1539121 (ipc=50.2) sim_rate=15546 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 14 11:30:27 2018
GPGPU-Sim uArch: cycles simulated: 41326  inst.: 1556357 (ipc=48.6) sim_rate=15409 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 11:30:29 2018
GPGPU-Sim uArch: cycles simulated: 41826  inst.: 1571012 (ipc=46.9) sim_rate=15105 (inst/sec) elapsed = 0:0:01:44 / Sat Apr 14 11:30:32 2018
GPGPU-Sim uArch: cycles simulated: 42326  inst.: 1585467 (ipc=45.4) sim_rate=14817 (inst/sec) elapsed = 0:0:01:47 / Sat Apr 14 11:30:35 2018
GPGPU-Sim uArch: cycles simulated: 42826  inst.: 1599443 (ipc=44.0) sim_rate=14673 (inst/sec) elapsed = 0:0:01:49 / Sat Apr 14 11:30:37 2018
GPGPU-Sim uArch: cycles simulated: 43326  inst.: 1611934 (ipc=42.7) sim_rate=14392 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 14 11:30:40 2018
GPGPU-Sim uArch: cycles simulated: 43826  inst.: 1621085 (ipc=41.1) sim_rate=14096 (inst/sec) elapsed = 0:0:01:55 / Sat Apr 14 11:30:43 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7739,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7872,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7917,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 44326  inst.: 1624977 (ipc=39.0) sim_rate=13888 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 14 11:30:45 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8009,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8127,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8170,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8213,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 44826  inst.: 1625507 (ipc=36.7) sim_rate=13775 (inst/sec) elapsed = 0:0:01:58 / Sat Apr 14 11:30:46 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8564,36326), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 8565
gpu_sim_insn = 312377
gpu_ipc =      36.4713
gpu_tot_sim_cycle = 44891
gpu_tot_sim_insn = 1625551
gpu_tot_ipc =      36.2111
gpu_tot_issued_cta = 88
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 98864
gpu_total_sim_rate=13775
RFC_cache:
	RFC_total_cache_accesses = 146682
	RFC_total_cache_misses = 38191
	RFC_total_cache_miss_rate = 0.2604
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 74153
	L1I_total_cache_misses = 1118
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 213, Miss_rate = 0.740, Pending_hits = 60, Reservation_fails = 770
	L1D_cache_core[1]: Access = 401, Miss = 266, Miss_rate = 0.663, Pending_hits = 72, Reservation_fails = 792
	L1D_cache_core[2]: Access = 364, Miss = 241, Miss_rate = 0.662, Pending_hits = 73, Reservation_fails = 802
	L1D_cache_core[3]: Access = 559, Miss = 305, Miss_rate = 0.546, Pending_hits = 78, Reservation_fails = 725
	L1D_cache_core[4]: Access = 2178, Miss = 840, Miss_rate = 0.386, Pending_hits = 122, Reservation_fails = 680
	L1D_cache_core[5]: Access = 6465, Miss = 2987, Miss_rate = 0.462, Pending_hits = 479, Reservation_fails = 5459
	L1D_cache_core[6]: Access = 8880, Miss = 3378, Miss_rate = 0.380, Pending_hits = 745, Reservation_fails = 5862
	L1D_cache_core[7]: Access = 9317, Miss = 3677, Miss_rate = 0.395, Pending_hits = 750, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8442, Miss = 3126, Miss_rate = 0.370, Pending_hits = 651, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 8967, Miss = 3425, Miss_rate = 0.382, Pending_hits = 751, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 8691, Miss = 3192, Miss_rate = 0.367, Pending_hits = 707, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 8668, Miss = 3264, Miss_rate = 0.377, Pending_hits = 671, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7096, Miss = 2591, Miss_rate = 0.365, Pending_hits = 614, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3334, Miss = 1113, Miss_rate = 0.334, Pending_hits = 457, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 304, Miss = 228, Miss_rate = 0.750, Pending_hits = 60, Reservation_fails = 650
	L1D_total_cache_accesses = 73954
	L1D_total_cache_misses = 28846
	L1D_total_cache_miss_rate = 0.3901
	L1D_total_cache_pending_hits = 6290
	L1D_total_cache_reservation_fails = 51269
	L1D_cache_data_port_util = 0.133
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 8576
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146520
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8096
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 789
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19378
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 73035
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1118
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
152, 144, 144, 144, 152, 152, 144, 144, 144, 144, 144, 144, 152, 144, 144, 144, 
gpgpu_n_tot_thrd_icount = 4391232
gpgpu_n_tot_w_icount = 137226
gpgpu_n_stall_shd_mem = 96481
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12401
gpgpu_n_mem_write_global = 17384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 155295
gpgpu_n_store_insn = 34619
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 94601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:81572	W0_Idle:87795	W0_Scoreboard:278219	W1:32011	W2:13919	W3:9973	W4:6615	W5:4675	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:36864
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99208 {8:12401,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 700256 {40:17321,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 624 {8:78,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1686536 {136:12401,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139072 {8:17384,}
traffic_breakdown_memtocore[INST_ACC_R] = 10608 {136:78,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 235 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 44716 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19520 	10116 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11967 	4369 	6608 	5076 	1682 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2029 	3700 	5451 	1221 	15 	0 	0 	1 	8 	62 	1309 	12433 	3571 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9492     14451    none      none      none      none      none      none      none      none        2253      2781      2003      2400      1838      2107
dram[1]:       9095     15677    none      none      none      none      none      none      none      none        2819      2971      2641      2590      2459      2165
dram[2]:       9863     11013    none      none      none      none      none      none      none      none        2531      2709      2411      2383      2171      1975
dram[3]:      10357     10651    none      none      none      none      none      none      none      none        2647      2466      2220      2064      2127      2004
dram[4]:      14520     11004    none      none      none      none      none      none      none      none        2357      3078      2130      2784      1881      2416
dram[5]:      16052     11730    none      none      none      none      none      none      none      none        2659      2884      2394      2360      1946      2146
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58786 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01512
n_activity=2692 dram_eff=0.3328
bk0: 46a 58919i bk1: 36a 58982i bk2: 0a 59245i bk3: 0a 59247i bk4: 0a 59247i bk5: 0a 59249i bk6: 0a 59249i bk7: 0a 59249i bk8: 0a 59250i bk9: 0a 59250i bk10: 40a 59129i bk11: 44a 59086i bk12: 64a 59063i bk13: 64a 59071i bk14: 64a 58976i bk15: 64a 58937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00992439
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58788 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01512
n_activity=2554 dram_eff=0.3508
bk0: 44a 58893i bk1: 36a 59002i bk2: 0a 59242i bk3: 0a 59246i bk4: 0a 59246i bk5: 0a 59246i bk6: 0a 59248i bk7: 0a 59249i bk8: 0a 59249i bk9: 0a 59252i bk10: 40a 59136i bk11: 44a 59073i bk12: 64a 59035i bk13: 64a 59027i bk14: 64a 58944i bk15: 64a 58936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0163719
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58791 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01502
n_activity=2680 dram_eff=0.3321
bk0: 44a 58927i bk1: 36a 59018i bk2: 0a 59243i bk3: 0a 59246i bk4: 0a 59247i bk5: 0a 59248i bk6: 0a 59249i bk7: 0a 59250i bk8: 0a 59250i bk9: 0a 59251i bk10: 40a 59132i bk11: 44a 59079i bk12: 64a 59053i bk13: 64a 59052i bk14: 64a 59004i bk15: 64a 58892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0105151
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58797 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01495
n_activity=2615 dram_eff=0.3388
bk0: 40a 59009i bk1: 36a 59041i bk2: 0a 59246i bk3: 0a 59246i bk4: 0a 59247i bk5: 0a 59247i bk6: 0a 59249i bk7: 0a 59250i bk8: 0a 59251i bk9: 0a 59251i bk10: 40a 59127i bk11: 44a 59046i bk12: 64a 59063i bk13: 64a 59039i bk14: 64a 59046i bk15: 64a 58925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00663314
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58794 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01506
n_activity=2690 dram_eff=0.3316
bk0: 38a 58977i bk1: 36a 59011i bk2: 0a 59245i bk3: 0a 59247i bk4: 0a 59248i bk5: 0a 59248i bk6: 0a 59249i bk7: 0a 59249i bk8: 0a 59250i bk9: 0a 59250i bk10: 44a 59141i bk11: 44a 59105i bk12: 64a 59079i bk13: 64a 59057i bk14: 64a 59007i bk15: 64a 59058i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0034094
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59248 n_nop=58802 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01479
n_activity=2513 dram_eff=0.3486
bk0: 36a 59036i bk1: 36a 59022i bk2: 0a 59246i bk3: 0a 59248i bk4: 0a 59248i bk5: 0a 59248i bk6: 0a 59248i bk7: 0a 59249i bk8: 0a 59249i bk9: 0a 59250i bk10: 44a 59130i bk11: 44a 59090i bk12: 64a 59081i bk13: 64a 59029i bk14: 64a 58950i bk15: 64a 58905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00894545

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2425, Miss = 107, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2692, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2391, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2690, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2400, Miss = 106, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2356, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2340, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2264, Miss = 104, Miss_rate = 0.046, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3087, Miss = 105, Miss_rate = 0.034, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2305, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2654, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2274, Miss = 104, Miss_rate = 0.046, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 29878
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0420
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11286
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17228
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 60
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=79824
icnt_total_pkts_simt_to_mem=47415
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.1233
	minimum = 6
	maximum = 176
Network latency average = 18.2222
	minimum = 6
	maximum = 176
Slowest packet = 50707
Flit latency average = 17.9545
	minimum = 6
	maximum = 176
Slowest flit = 103688
Fragmentation average = 0.0166839
	minimum = 0
	maximum = 135
Injected packet rate average = 0.058576
	minimum = 0 (at node 0)
	maximum = 0.105312 (at node 13)
Accepted packet rate average = 0.058576
	minimum = 0 (at node 0)
	maximum = 0.105312 (at node 13)
Injected flit rate average = 0.153752
	minimum = 0 (at node 0)
	maximum = 0.289784 (at node 20)
Accepted flit rate average= 0.153752
	minimum = 0 (at node 0)
	maximum = 0.425686 (at node 13)
Injected packet length average = 2.62483
Accepted packet length average = 2.62483
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Network latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Flit latency average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Fragmentation average = -nan (28 samples)
	minimum = nan (28 samples)
	maximum = -nan (28 samples)
Injected packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted packet rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Accepted flit rate average = -nan (28 samples)
	minimum = -nan (28 samples)
	maximum = -nan (28 samples)
Injected packet size average = -nan (28 samples)
Accepted packet size average = -nan (28 samples)
Hops average = -nan (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 58 sec (118 sec)
gpgpu_simulation_rate = 13775 (inst/sec)
gpgpu_simulation_rate = 380 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,44891)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(6,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 45391  inst.: 1720265 (ipc=189.4) sim_rate=14335 (inst/sec) elapsed = 0:0:02:00 / Sat Apr 14 11:30:48 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (728,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (737,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (770,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (794,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (809,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (824,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (839,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (866,44891), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 12 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 12 '_Z7Kernel2PbS_S_S_i' finished on shader 6.
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 867
gpu_sim_insn = 95923
gpu_ipc =     110.6378
gpu_tot_sim_cycle = 45758
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.6213
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 98864
gpu_total_sim_rate=14227
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 38704
	RFC_total_cache_miss_rate = 0.2577
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 892, Miss_rate = 0.396, Pending_hits = 134, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6533, Miss = 3035, Miss_rate = 0.465, Pending_hits = 491, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8956, Miss = 3434, Miss_rate = 0.383, Pending_hits = 757, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9317, Miss = 3677, Miss_rate = 0.395, Pending_hits = 750, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8442, Miss = 3126, Miss_rate = 0.370, Pending_hits = 651, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 8967, Miss = 3425, Miss_rate = 0.382, Pending_hits = 751, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 8691, Miss = 3192, Miss_rate = 0.367, Pending_hits = 707, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 8668, Miss = 3264, Miss_rate = 0.377, Pending_hits = 671, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7096, Miss = 2591, Miss_rate = 0.365, Pending_hits = 614, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3334, Miss = 1113, Miss_rate = 0.334, Pending_hits = 457, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29268
	L1D_total_cache_miss_rate = 0.3927
	L1D_total_cache_pending_hits = 6386
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12433
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83698	W0_Idle:92840	W0_Scoreboard:279860	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99464 {8:12433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1690888 {136:12433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 45757 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19910 	10198 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12042 	4390 	6665 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3700 	5451 	1221 	15 	0 	0 	1 	8 	62 	1309 	12433 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	68 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9665     14655    none      none      none      none      none      none      none      none        2253      2781      2003      2400      1838      2107
dram[1]:       9275     15899    none      none      none      none      none      none      none      none        2819      2971      2641      2590      2459      2165
dram[2]:      10014     11217    none      none      none      none      none      none      none      none        2531      2709      2411      2383      2171      1975
dram[3]:      10548     10866    none      none      none      none      none      none      none      none        2647      2466      2220      2064      2127      2004
dram[4]:      15435     11196    none      none      none      none      none      none      none      none        2357      3078      2130      2784      1881      2416
dram[5]:      16283     11952    none      none      none      none      none      none      none      none        2659      2884      2394      2360      1946      2146
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59930 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01484
n_activity=2692 dram_eff=0.3328
bk0: 46a 60063i bk1: 36a 60126i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60391i bk5: 0a 60393i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 40a 60273i bk11: 44a 60230i bk12: 64a 60207i bk13: 64a 60215i bk14: 64a 60120i bk15: 64a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00973639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59932 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01484
n_activity=2554 dram_eff=0.3508
bk0: 44a 60037i bk1: 36a 60146i bk2: 0a 60386i bk3: 0a 60390i bk4: 0a 60390i bk5: 0a 60390i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60396i bk10: 40a 60280i bk11: 44a 60217i bk12: 64a 60179i bk13: 64a 60171i bk14: 64a 60088i bk15: 64a 60080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59935 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01474
n_activity=2680 dram_eff=0.3321
bk0: 44a 60071i bk1: 36a 60162i bk2: 0a 60387i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60394i bk9: 0a 60395i bk10: 40a 60276i bk11: 44a 60223i bk12: 64a 60197i bk13: 64a 60196i bk14: 64a 60148i bk15: 64a 60036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59941 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01467
n_activity=2615 dram_eff=0.3388
bk0: 40a 60153i bk1: 36a 60185i bk2: 0a 60390i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60391i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60395i bk9: 0a 60395i bk10: 40a 60271i bk11: 44a 60190i bk12: 64a 60207i bk13: 64a 60183i bk14: 64a 60190i bk15: 64a 60069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00650748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59938 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01477
n_activity=2690 dram_eff=0.3316
bk0: 38a 60121i bk1: 36a 60155i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 44a 60285i bk11: 44a 60249i bk12: 64a 60223i bk13: 64a 60201i bk14: 64a 60151i bk15: 64a 60202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00334481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59946 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01451
n_activity=2513 dram_eff=0.3486
bk0: 36a 60180i bk1: 36a 60166i bk2: 0a 60390i bk3: 0a 60392i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60394i bk10: 44a 60274i bk11: 44a 60234i bk12: 64a 60225i bk13: 64a 60173i bk14: 64a 60094i bk15: 64a 60049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.008776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2455, Miss = 107, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2725, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2418, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2722, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2433, Miss = 106, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2291, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3229, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2683, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30352
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0414
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=80434
icnt_total_pkts_simt_to_mem=48329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.3439
	minimum = 6
	maximum = 136
Network latency average = 16.039
	minimum = 6
	maximum = 92
Slowest packet = 59871
Flit latency average = 17.7421
	minimum = 6
	maximum = 91
Slowest flit = 127846
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Accepted packet rate average = 0.0404972
	minimum = 0 (at node 7)
	maximum = 0.163783 (at node 23)
Injected flit rate average = 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.182238 (at node 23)
Accepted flit rate average= 0.0651032
	minimum = 0 (at node 7)
	maximum = 0.322953 (at node 23)
Injected packet length average = 1.60759
Accepted packet length average = 1.60759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Network latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Flit latency average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Fragmentation average = -nan (29 samples)
	minimum = nan (29 samples)
	maximum = -nan (29 samples)
Injected packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted packet rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Accepted flit rate average = -nan (29 samples)
	minimum = -nan (29 samples)
	maximum = -nan (29 samples)
Injected packet size average = -nan (29 samples)
Accepted packet size average = -nan (29 samples)
Hops average = -nan (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 1 sec (121 sec)
gpgpu_simulation_rate = 14227 (inst/sec)
gpgpu_simulation_rate = 378 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45758
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.6213
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 98864
gpu_total_sim_rate=14227
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 38704
	RFC_total_cache_miss_rate = 0.2577
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 892, Miss_rate = 0.396, Pending_hits = 134, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6533, Miss = 3035, Miss_rate = 0.465, Pending_hits = 491, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8956, Miss = 3434, Miss_rate = 0.383, Pending_hits = 757, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9317, Miss = 3677, Miss_rate = 0.395, Pending_hits = 750, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8442, Miss = 3126, Miss_rate = 0.370, Pending_hits = 651, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 8967, Miss = 3425, Miss_rate = 0.382, Pending_hits = 751, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 8691, Miss = 3192, Miss_rate = 0.367, Pending_hits = 707, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 8668, Miss = 3264, Miss_rate = 0.377, Pending_hits = 671, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7096, Miss = 2591, Miss_rate = 0.365, Pending_hits = 614, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3334, Miss = 1113, Miss_rate = 0.334, Pending_hits = 457, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29268
	L1D_total_cache_miss_rate = 0.3927
	L1D_total_cache_pending_hits = 6386
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12433
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83698	W0_Idle:92840	W0_Scoreboard:279860	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99464 {8:12433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1690888 {136:12433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 45757 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19910 	10198 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12042 	4390 	6665 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3700 	5451 	1221 	15 	0 	0 	1 	8 	62 	1309 	12433 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9665     14655    none      none      none      none      none      none      none      none        2253      2781      2003      2400      1838      2107
dram[1]:       9275     15899    none      none      none      none      none      none      none      none        2819      2971      2641      2590      2459      2165
dram[2]:      10014     11217    none      none      none      none      none      none      none      none        2531      2709      2411      2383      2171      1975
dram[3]:      10548     10866    none      none      none      none      none      none      none      none        2647      2466      2220      2064      2127      2004
dram[4]:      15435     11196    none      none      none      none      none      none      none      none        2357      3078      2130      2784      1881      2416
dram[5]:      16283     11952    none      none      none      none      none      none      none      none        2659      2884      2394      2360      1946      2146
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59930 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01484
n_activity=2692 dram_eff=0.3328
bk0: 46a 60063i bk1: 36a 60126i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60391i bk5: 0a 60393i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 40a 60273i bk11: 44a 60230i bk12: 64a 60207i bk13: 64a 60215i bk14: 64a 60120i bk15: 64a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00973639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59932 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01484
n_activity=2554 dram_eff=0.3508
bk0: 44a 60037i bk1: 36a 60146i bk2: 0a 60386i bk3: 0a 60390i bk4: 0a 60390i bk5: 0a 60390i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60396i bk10: 40a 60280i bk11: 44a 60217i bk12: 64a 60179i bk13: 64a 60171i bk14: 64a 60088i bk15: 64a 60080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59935 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01474
n_activity=2680 dram_eff=0.3321
bk0: 44a 60071i bk1: 36a 60162i bk2: 0a 60387i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60394i bk9: 0a 60395i bk10: 40a 60276i bk11: 44a 60223i bk12: 64a 60197i bk13: 64a 60196i bk14: 64a 60148i bk15: 64a 60036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59941 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01467
n_activity=2615 dram_eff=0.3388
bk0: 40a 60153i bk1: 36a 60185i bk2: 0a 60390i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60391i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60395i bk9: 0a 60395i bk10: 40a 60271i bk11: 44a 60190i bk12: 64a 60207i bk13: 64a 60183i bk14: 64a 60190i bk15: 64a 60069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00650748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59938 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01477
n_activity=2690 dram_eff=0.3316
bk0: 38a 60121i bk1: 36a 60155i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 44a 60285i bk11: 44a 60249i bk12: 64a 60223i bk13: 64a 60201i bk14: 64a 60151i bk15: 64a 60202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00334481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59946 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01451
n_activity=2513 dram_eff=0.3486
bk0: 36a 60180i bk1: 36a 60166i bk2: 0a 60390i bk3: 0a 60392i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60394i bk10: 44a 60274i bk11: 44a 60234i bk12: 64a 60225i bk13: 64a 60173i bk14: 64a 60094i bk15: 64a 60049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.008776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2455, Miss = 107, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2725, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2418, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2722, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2433, Miss = 106, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2291, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3229, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2683, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30352
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0414
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=80434
icnt_total_pkts_simt_to_mem=48329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Network latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Flit latency average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Fragmentation average = -nan (30 samples)
	minimum = nan (30 samples)
	maximum = -nan (30 samples)
Injected packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted packet rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Accepted flit rate average = -nan (30 samples)
	minimum = -nan (30 samples)
	maximum = -nan (30 samples)
Injected packet size average = -nan (30 samples)
Accepted packet size average = -nan (30 samples)
Hops average = -nan (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 45758
gpu_tot_sim_insn = 1721474
gpu_tot_ipc =      37.6213
gpu_tot_issued_cta = 96
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 98864
gpu_total_sim_rate=14227
RFC_cache:
	RFC_total_cache_accesses = 150178
	RFC_total_cache_misses = 38704
	RFC_total_cache_miss_rate = 0.2577
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 76147
	L1I_total_cache_misses = 1150
	L1I_total_cache_miss_rate = 0.0151
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 892, Miss_rate = 0.396, Pending_hits = 134, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6533, Miss = 3035, Miss_rate = 0.465, Pending_hits = 491, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8956, Miss = 3434, Miss_rate = 0.383, Pending_hits = 757, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9317, Miss = 3677, Miss_rate = 0.395, Pending_hits = 750, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8442, Miss = 3126, Miss_rate = 0.370, Pending_hits = 651, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 8967, Miss = 3425, Miss_rate = 0.382, Pending_hits = 751, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 8691, Miss = 3192, Miss_rate = 0.367, Pending_hits = 707, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 8668, Miss = 3264, Miss_rate = 0.377, Pending_hits = 671, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7096, Miss = 2591, Miss_rate = 0.365, Pending_hits = 614, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3334, Miss = 1113, Miss_rate = 0.334, Pending_hits = 457, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 372, Miss = 280, Miss_rate = 0.753, Pending_hits = 72, Reservation_fails = 908
	L1D_total_cache_accesses = 74522
	L1D_total_cache_misses = 29268
	L1D_total_cache_miss_rate = 0.3927
	L1D_total_cache_pending_hits = 6386
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.130
	L1D_cache_fill_port_util = 0.042
L1C_cache:
	L1C_total_cache_accesses = 9216
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0521
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 149503
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6236
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 51137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8736
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 839
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 74997
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1150
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4517696
gpgpu_n_tot_w_icount = 141178
gpgpu_n_stall_shd_mem = 98097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12433
gpgpu_n_mem_write_global = 17824
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 159391
gpgpu_n_store_insn = 35599
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 294912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 96217
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83698	W0_Idle:92840	W0_Scoreboard:279860	W1:32291	W2:14207	W3:10141	W4:6735	W5:4699	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:39936
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 99464 {8:12433,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 717856 {40:17761,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 640 {8:80,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1690888 {136:12433,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 142592 {8:17824,}
traffic_breakdown_memtocore[INST_ACC_R] = 10880 {136:80,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 234 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 45757 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19910 	10198 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12042 	4390 	6665 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2061 	3700 	5451 	1221 	15 	0 	0 	1 	8 	62 	1309 	12433 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9665     14655    none      none      none      none      none      none      none      none        2253      2781      2003      2400      1838      2107
dram[1]:       9275     15899    none      none      none      none      none      none      none      none        2819      2971      2641      2590      2459      2165
dram[2]:      10014     11217    none      none      none      none      none      none      none      none        2531      2709      2411      2383      2171      1975
dram[3]:      10548     10866    none      none      none      none      none      none      none      none        2647      2466      2220      2064      2127      2004
dram[4]:      15435     11196    none      none      none      none      none      none      none      none        2357      3078      2130      2784      1881      2416
dram[5]:      16283     11952    none      none      none      none      none      none      none      none        2659      2884      2394      2360      1946      2146
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59930 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01484
n_activity=2692 dram_eff=0.3328
bk0: 46a 60063i bk1: 36a 60126i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60391i bk5: 0a 60393i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 40a 60273i bk11: 44a 60230i bk12: 64a 60207i bk13: 64a 60215i bk14: 64a 60120i bk15: 64a 60081i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00973639
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59932 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01484
n_activity=2554 dram_eff=0.3508
bk0: 44a 60037i bk1: 36a 60146i bk2: 0a 60386i bk3: 0a 60390i bk4: 0a 60390i bk5: 0a 60390i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60396i bk10: 40a 60280i bk11: 44a 60217i bk12: 64a 60179i bk13: 64a 60171i bk14: 64a 60088i bk15: 64a 60080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0160617
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59935 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01474
n_activity=2680 dram_eff=0.3321
bk0: 44a 60071i bk1: 36a 60162i bk2: 0a 60387i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60394i bk9: 0a 60395i bk10: 40a 60276i bk11: 44a 60223i bk12: 64a 60197i bk13: 64a 60196i bk14: 64a 60148i bk15: 64a 60036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0103159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59941 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01467
n_activity=2615 dram_eff=0.3388
bk0: 40a 60153i bk1: 36a 60185i bk2: 0a 60390i bk3: 0a 60390i bk4: 0a 60391i bk5: 0a 60391i bk6: 0a 60393i bk7: 0a 60394i bk8: 0a 60395i bk9: 0a 60395i bk10: 40a 60271i bk11: 44a 60190i bk12: 64a 60207i bk13: 64a 60183i bk14: 64a 60190i bk15: 64a 60069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00650748
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59938 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01477
n_activity=2690 dram_eff=0.3316
bk0: 38a 60121i bk1: 36a 60155i bk2: 0a 60389i bk3: 0a 60391i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60393i bk7: 0a 60393i bk8: 0a 60394i bk9: 0a 60394i bk10: 44a 60285i bk11: 44a 60249i bk12: 64a 60223i bk13: 64a 60201i bk14: 64a 60151i bk15: 64a 60202i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00334481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=60392 n_nop=59946 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01451
n_activity=2513 dram_eff=0.3486
bk0: 36a 60180i bk1: 36a 60166i bk2: 0a 60390i bk3: 0a 60392i bk4: 0a 60392i bk5: 0a 60392i bk6: 0a 60392i bk7: 0a 60393i bk8: 0a 60393i bk9: 0a 60394i bk10: 44a 60274i bk11: 44a 60234i bk12: 64a 60225i bk13: 64a 60173i bk14: 64a 60094i bk15: 64a 60049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.008776

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2455, Miss = 107, Miss_rate = 0.044, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2725, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2418, Miss = 106, Miss_rate = 0.044, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2722, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2433, Miss = 106, Miss_rate = 0.044, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2370, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2291, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3229, Miss = 105, Miss_rate = 0.033, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2683, Miss = 104, Miss_rate = 0.039, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2304, Miss = 104, Miss_rate = 0.045, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30352
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0414
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11318
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17668
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=80434
icnt_total_pkts_simt_to_mem=48329
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Network latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Flit latency average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Fragmentation average = -nan (31 samples)
	minimum = nan (31 samples)
	maximum = -nan (31 samples)
Injected packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted packet rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Accepted flit rate average = -nan (31 samples)
	minimum = -nan (31 samples)
	maximum = -nan (31 samples)
Injected packet size average = -nan (31 samples)
Accepted packet size average = -nan (31 samples)
Hops average = -nan (31 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,45758)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(6,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(4,0,0) tid=(386,0,0)
GPGPU-Sim uArch: cycles simulated: 46258  inst.: 1826410 (ipc=209.9) sim_rate=14729 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 14 11:30:52 2018
GPGPU-Sim uArch: cycles simulated: 46758  inst.: 1836593 (ipc=115.1) sim_rate=14461 (inst/sec) elapsed = 0:0:02:07 / Sat Apr 14 11:30:55 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1320,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 47258  inst.: 1844783 (ipc=82.2) sim_rate=14300 (inst/sec) elapsed = 0:0:02:09 / Sat Apr 14 11:30:57 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1622,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1700,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1750,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1912,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1919,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1978,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 47758  inst.: 1847555 (ipc=63.0) sim_rate=14103 (inst/sec) elapsed = 0:0:02:11 / Sat Apr 14 11:30:59 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2229,45758), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 14.
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 2230
gpu_sim_insn = 126333
gpu_ipc =      56.6516
gpu_tot_sim_cycle = 47988
gpu_tot_sim_insn = 1847807
gpu_tot_ipc =      38.5056
gpu_tot_issued_cta = 104
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=14105
RFC_cache:
	RFC_total_cache_accesses = 162895
	RFC_total_cache_misses = 42348
	RFC_total_cache_miss_rate = 0.2600
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 83356
	L1I_total_cache_misses = 1197
	L1I_total_cache_miss_rate = 0.0144
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 356, Miss = 265, Miss_rate = 0.744, Pending_hits = 72, Reservation_fails = 895
	L1D_cache_core[1]: Access = 469, Miss = 316, Miss_rate = 0.674, Pending_hits = 84, Reservation_fails = 997
	L1D_cache_core[2]: Access = 440, Miss = 301, Miss_rate = 0.684, Pending_hits = 85, Reservation_fails = 981
	L1D_cache_core[3]: Access = 631, Miss = 357, Miss_rate = 0.566, Pending_hits = 90, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2250, Miss = 892, Miss_rate = 0.396, Pending_hits = 134, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6533, Miss = 3035, Miss_rate = 0.465, Pending_hits = 491, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8956, Miss = 3434, Miss_rate = 0.383, Pending_hits = 757, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9709, Miss = 3734, Miss_rate = 0.385, Pending_hits = 783, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8885, Miss = 3196, Miss_rate = 0.360, Pending_hits = 688, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9229, Miss = 3474, Miss_rate = 0.376, Pending_hits = 780, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9177, Miss = 3276, Miss_rate = 0.357, Pending_hits = 747, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9117, Miss = 3332, Miss_rate = 0.365, Pending_hits = 709, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7553, Miss = 2660, Miss_rate = 0.352, Pending_hits = 649, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3795, Miss = 1178, Miss_rate = 0.310, Pending_hits = 492, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 122, Reservation_fails = 908
	L1D_total_cache_accesses = 77978
	L1D_total_cache_misses = 29835
	L1D_total_cache_miss_rate = 0.3826
	L1D_total_cache_pending_hits = 6683
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.132
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10112
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0475
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161136
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9632
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 871
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82159
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1197
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
176, 176, 176, 176, 184, 184, 176, 168, 176, 176, 176, 176, 184, 176, 176, 168, 
gpgpu_n_tot_thrd_icount = 4919680
gpgpu_n_tot_w_icount = 153740
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12916
gpgpu_n_mem_write_global = 17940
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 167420
gpgpu_n_store_insn = 35850
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 323584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84228	W0_Idle:95681	W0_Scoreboard:292817	W1:36748	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:43520
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103328 {8:12916,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722496 {40:17877,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1756576 {136:12916,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143520 {8:17940,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 47495 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20501 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12590 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2186 	3900 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4127 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9753     14723    none      none      none      none      none      none      none      none        2382      2903      2055      2443      1912      2168
dram[1]:       9374     15978    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10113     11320    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2018
dram[3]:      10667     10937    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2193      2055
dram[4]:      15494     11291    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16340     12036    none      none      none      none      none      none      none      none        2774      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62873 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01415
n_activity=2692 dram_eff=0.3328
bk0: 46a 63006i bk1: 36a 63069i bk2: 0a 63332i bk3: 0a 63334i bk4: 0a 63334i bk5: 0a 63336i bk6: 0a 63336i bk7: 0a 63336i bk8: 0a 63337i bk9: 0a 63337i bk10: 40a 63216i bk11: 44a 63173i bk12: 64a 63150i bk13: 64a 63158i bk14: 64a 63063i bk15: 64a 63024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00928397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62875 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01415
n_activity=2554 dram_eff=0.3508
bk0: 44a 62980i bk1: 36a 63089i bk2: 0a 63329i bk3: 0a 63333i bk4: 0a 63333i bk5: 0a 63333i bk6: 0a 63335i bk7: 0a 63336i bk8: 0a 63336i bk9: 0a 63339i bk10: 40a 63223i bk11: 44a 63160i bk12: 64a 63122i bk13: 64a 63114i bk14: 64a 63031i bk15: 64a 63023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0153154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62878 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01405
n_activity=2680 dram_eff=0.3321
bk0: 44a 63014i bk1: 36a 63105i bk2: 0a 63330i bk3: 0a 63333i bk4: 0a 63334i bk5: 0a 63335i bk6: 0a 63336i bk7: 0a 63337i bk8: 0a 63337i bk9: 0a 63338i bk10: 40a 63219i bk11: 44a 63166i bk12: 64a 63140i bk13: 64a 63139i bk14: 64a 63091i bk15: 64a 62979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00983658
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62884 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01399
n_activity=2615 dram_eff=0.3388
bk0: 40a 63096i bk1: 36a 63128i bk2: 0a 63333i bk3: 0a 63333i bk4: 0a 63334i bk5: 0a 63334i bk6: 0a 63336i bk7: 0a 63337i bk8: 0a 63338i bk9: 0a 63338i bk10: 40a 63214i bk11: 44a 63133i bk12: 64a 63150i bk13: 64a 63126i bk14: 64a 63133i bk15: 64a 63012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0062051
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62881 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01408
n_activity=2690 dram_eff=0.3316
bk0: 38a 63064i bk1: 36a 63098i bk2: 0a 63332i bk3: 0a 63334i bk4: 0a 63335i bk5: 0a 63335i bk6: 0a 63336i bk7: 0a 63336i bk8: 0a 63337i bk9: 0a 63337i bk10: 44a 63228i bk11: 44a 63192i bk12: 64a 63166i bk13: 64a 63144i bk14: 64a 63094i bk15: 64a 63145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00318939
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63335 n_nop=62889 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01383
n_activity=2513 dram_eff=0.3486
bk0: 36a 63123i bk1: 36a 63109i bk2: 0a 63333i bk3: 0a 63335i bk4: 0a 63335i bk5: 0a 63335i bk6: 0a 63335i bk7: 0a 63336i bk8: 0a 63336i bk9: 0a 63337i bk10: 44a 63217i bk11: 44a 63177i bk12: 64a 63168i bk13: 64a 63116i bk14: 64a 63037i bk15: 64a 62992i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0083682

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 107, Miss_rate = 0.043, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2775, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2772, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2487, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2440, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2427, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2333, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3274, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2378, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2732, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2350, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30954
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0406
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11801
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17784
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 65
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=82980
icnt_total_pkts_simt_to_mem=49047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2201
	minimum = 6
	maximum = 96
Network latency average = 14.6321
	minimum = 6
	maximum = 87
Slowest packet = 61754
Flit latency average = 14.466
	minimum = 6
	maximum = 83
Slowest flit = 131523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0199967
	minimum = 0 (at node 0)
	maximum = 0.0502242 (at node 14)
Accepted packet rate average = 0.0199967
	minimum = 0 (at node 0)
	maximum = 0.0502242 (at node 14)
Injected flit rate average = 0.0542103
	minimum = 0 (at node 0)
	maximum = 0.109865 (at node 15)
Accepted flit rate average= 0.0542103
	minimum = 0 (at node 0)
	maximum = 0.224215 (at node 14)
Injected packet length average = 2.71096
Accepted packet length average = 2.71096
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Network latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Flit latency average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Fragmentation average = -nan (32 samples)
	minimum = nan (32 samples)
	maximum = -nan (32 samples)
Injected packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted packet rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Accepted flit rate average = -nan (32 samples)
	minimum = -nan (32 samples)
	maximum = -nan (32 samples)
Injected packet size average = -nan (32 samples)
Accepted packet size average = -nan (32 samples)
Hops average = -nan (32 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 11 sec (131 sec)
gpgpu_simulation_rate = 14105 (inst/sec)
gpgpu_simulation_rate = 366 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,47988)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (348,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (348,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (348,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (354,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (463,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (487,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (491,47988), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 14 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 14 '_Z7Kernel2PbS_S_S_i' finished on shader 7.
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 492
gpu_sim_insn = 94222
gpu_ipc =     191.5081
gpu_tot_sim_cycle = 48480
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.0584
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=14601
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 42854
	RFC_total_cache_miss_rate = 0.2596
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 898, Miss_rate = 0.396, Pending_hits = 146, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6553, Miss = 3041, Miss_rate = 0.464, Pending_hits = 503, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8972, Miss = 3438, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9725, Miss = 3738, Miss_rate = 0.384, Pending_hits = 795, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8885, Miss = 3196, Miss_rate = 0.360, Pending_hits = 688, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9229, Miss = 3474, Miss_rate = 0.376, Pending_hits = 780, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9177, Miss = 3276, Miss_rate = 0.357, Pending_hits = 747, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9117, Miss = 3332, Miss_rate = 0.365, Pending_hits = 709, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7553, Miss = 2660, Miss_rate = 0.352, Pending_hits = 649, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3795, Miss = 1178, Miss_rate = 0.310, Pending_hits = 492, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 122, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 29871
	L1D_total_cache_miss_rate = 0.3824
	L1D_total_cache_pending_hits = 6779
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12948
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84505	W0_Idle:96776	W0_Scoreboard:294763	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103584 {8:12948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1760928 {136:12948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48475 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20541 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12632 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2218 	3900 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4135 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	73 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9761     14746    none      none      none      none      none      none      none      none        2382      2903      2055      2443      1912      2168
dram[1]:       9385     15997    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10125     11330    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2018
dram[3]:      10675     10951    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2193      2055
dram[4]:      15518     11305    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16365     12046    none      none      none      none      none      none      none      none        2774      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63522 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.014
n_activity=2692 dram_eff=0.3328
bk0: 46a 63655i bk1: 36a 63718i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63983i bk5: 0a 63985i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 40a 63865i bk11: 44a 63822i bk12: 64a 63799i bk13: 64a 63807i bk14: 64a 63712i bk15: 64a 63673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0091898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63524 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.014
n_activity=2554 dram_eff=0.3508
bk0: 44a 63629i bk1: 36a 63738i bk2: 0a 63978i bk3: 0a 63982i bk4: 0a 63982i bk5: 0a 63982i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63988i bk10: 40a 63872i bk11: 44a 63809i bk12: 64a 63771i bk13: 64a 63763i bk14: 64a 63680i bk15: 64a 63672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63527 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01391
n_activity=2680 dram_eff=0.3321
bk0: 44a 63663i bk1: 36a 63754i bk2: 0a 63979i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63986i bk9: 0a 63987i bk10: 40a 63868i bk11: 44a 63815i bk12: 64a 63789i bk13: 64a 63788i bk14: 64a 63740i bk15: 64a 63628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00973681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63533 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01385
n_activity=2615 dram_eff=0.3388
bk0: 40a 63745i bk1: 36a 63777i bk2: 0a 63982i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63983i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63987i bk9: 0a 63987i bk10: 40a 63863i bk11: 44a 63782i bk12: 64a 63799i bk13: 64a 63775i bk14: 64a 63782i bk15: 64a 63661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00614216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63530 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01394
n_activity=2690 dram_eff=0.3316
bk0: 38a 63713i bk1: 36a 63747i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 44a 63877i bk11: 44a 63841i bk12: 64a 63815i bk13: 64a 63793i bk14: 64a 63743i bk15: 64a 63794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00315704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63538 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01369
n_activity=2513 dram_eff=0.3486
bk0: 36a 63772i bk1: 36a 63758i bk2: 0a 63982i bk3: 0a 63984i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63986i bk10: 44a 63866i bk11: 44a 63826i bk12: 64a 63817i bk13: 64a 63765i bk14: 64a 63686i bk15: 64a 63641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00828332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2473, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2492, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2442, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2429, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3280, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2381, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2737, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30996
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83158
icnt_total_pkts_simt_to_mem=49097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.95238
	minimum = 6
	maximum = 12
Network latency average = 7.89286
	minimum = 6
	maximum = 11
Slowest packet = 61944
Flit latency average = 6.15789
	minimum = 6
	maximum = 8
Slowest flit = 132034
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Accepted packet rate average = 0.0063234
	minimum = 0 (at node 8)
	maximum = 0.0162602 (at node 4)
Injected flit rate average = 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0447154 (at node 23)
Accepted flit rate average= 0.0171635
	minimum = 0 (at node 8)
	maximum = 0.0609756 (at node 7)
Injected packet length average = 2.71429
Accepted packet length average = 2.71429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Network latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Flit latency average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Fragmentation average = -nan (33 samples)
	minimum = nan (33 samples)
	maximum = -nan (33 samples)
Injected packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted packet rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Accepted flit rate average = -nan (33 samples)
	minimum = -nan (33 samples)
	maximum = -nan (33 samples)
Injected packet size average = -nan (33 samples)
Accepted packet size average = -nan (33 samples)
Hops average = -nan (33 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 13 sec (133 sec)
gpgpu_simulation_rate = 14601 (inst/sec)
gpgpu_simulation_rate = 364 (cycle/sec)
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48480
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.0584
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=14601
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 42854
	RFC_total_cache_miss_rate = 0.2596
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 898, Miss_rate = 0.396, Pending_hits = 146, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6553, Miss = 3041, Miss_rate = 0.464, Pending_hits = 503, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8972, Miss = 3438, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9725, Miss = 3738, Miss_rate = 0.384, Pending_hits = 795, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8885, Miss = 3196, Miss_rate = 0.360, Pending_hits = 688, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9229, Miss = 3474, Miss_rate = 0.376, Pending_hits = 780, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9177, Miss = 3276, Miss_rate = 0.357, Pending_hits = 747, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9117, Miss = 3332, Miss_rate = 0.365, Pending_hits = 709, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7553, Miss = 2660, Miss_rate = 0.352, Pending_hits = 649, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3795, Miss = 1178, Miss_rate = 0.310, Pending_hits = 492, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 122, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 29871
	L1D_total_cache_miss_rate = 0.3824
	L1D_total_cache_pending_hits = 6779
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12948
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84505	W0_Idle:96776	W0_Scoreboard:294763	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103584 {8:12948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1760928 {136:12948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48475 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20541 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12632 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2218 	3900 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4135 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9761     14746    none      none      none      none      none      none      none      none        2382      2903      2055      2443      1912      2168
dram[1]:       9385     15997    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10125     11330    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2018
dram[3]:      10675     10951    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2193      2055
dram[4]:      15518     11305    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16365     12046    none      none      none      none      none      none      none      none        2774      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63522 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.014
n_activity=2692 dram_eff=0.3328
bk0: 46a 63655i bk1: 36a 63718i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63983i bk5: 0a 63985i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 40a 63865i bk11: 44a 63822i bk12: 64a 63799i bk13: 64a 63807i bk14: 64a 63712i bk15: 64a 63673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0091898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63524 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.014
n_activity=2554 dram_eff=0.3508
bk0: 44a 63629i bk1: 36a 63738i bk2: 0a 63978i bk3: 0a 63982i bk4: 0a 63982i bk5: 0a 63982i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63988i bk10: 40a 63872i bk11: 44a 63809i bk12: 64a 63771i bk13: 64a 63763i bk14: 64a 63680i bk15: 64a 63672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63527 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01391
n_activity=2680 dram_eff=0.3321
bk0: 44a 63663i bk1: 36a 63754i bk2: 0a 63979i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63986i bk9: 0a 63987i bk10: 40a 63868i bk11: 44a 63815i bk12: 64a 63789i bk13: 64a 63788i bk14: 64a 63740i bk15: 64a 63628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00973681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63533 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01385
n_activity=2615 dram_eff=0.3388
bk0: 40a 63745i bk1: 36a 63777i bk2: 0a 63982i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63983i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63987i bk9: 0a 63987i bk10: 40a 63863i bk11: 44a 63782i bk12: 64a 63799i bk13: 64a 63775i bk14: 64a 63782i bk15: 64a 63661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00614216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63530 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01394
n_activity=2690 dram_eff=0.3316
bk0: 38a 63713i bk1: 36a 63747i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 44a 63877i bk11: 44a 63841i bk12: 64a 63815i bk13: 64a 63793i bk14: 64a 63743i bk15: 64a 63794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00315704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63538 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01369
n_activity=2513 dram_eff=0.3486
bk0: 36a 63772i bk1: 36a 63758i bk2: 0a 63982i bk3: 0a 63984i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63986i bk10: 44a 63866i bk11: 44a 63826i bk12: 64a 63817i bk13: 64a 63765i bk14: 64a 63686i bk15: 64a 63641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00828332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2473, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2492, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2442, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2429, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3280, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2381, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2737, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30996
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83158
icnt_total_pkts_simt_to_mem=49097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Network latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Flit latency average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Fragmentation average = -nan (34 samples)
	minimum = nan (34 samples)
	maximum = -nan (34 samples)
Injected packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted packet rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Accepted flit rate average = -nan (34 samples)
	minimum = -nan (34 samples)
	maximum = -nan (34 samples)
Injected packet size average = -nan (34 samples)
Accepted packet size average = -nan (34 samples)
Hops average = -nan (34 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x400e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 48480
gpu_tot_sim_insn = 1942029
gpu_tot_ipc =      40.0584
gpu_tot_issued_cta = 112
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=14601
RFC_cache:
	RFC_total_cache_accesses = 165095
	RFC_total_cache_misses = 42854
	RFC_total_cache_miss_rate = 0.2596
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 85026
	L1I_total_cache_misses = 1229
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 372, Miss = 269, Miss_rate = 0.723, Pending_hits = 84, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 898, Miss_rate = 0.396, Pending_hits = 146, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6553, Miss = 3041, Miss_rate = 0.464, Pending_hits = 503, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8972, Miss = 3438, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9725, Miss = 3738, Miss_rate = 0.384, Pending_hits = 795, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8885, Miss = 3196, Miss_rate = 0.360, Pending_hits = 688, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9229, Miss = 3474, Miss_rate = 0.376, Pending_hits = 780, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9177, Miss = 3276, Miss_rate = 0.357, Pending_hits = 747, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9117, Miss = 3332, Miss_rate = 0.365, Pending_hits = 709, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7553, Miss = 2660, Miss_rate = 0.352, Pending_hits = 649, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3795, Miss = 1178, Miss_rate = 0.310, Pending_hits = 492, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 878, Miss = 385, Miss_rate = 0.438, Pending_hits = 122, Reservation_fails = 908
	L1D_total_cache_accesses = 78114
	L1D_total_cache_misses = 29871
	L1D_total_cache_miss_rate = 0.3824
	L1D_total_cache_pending_hits = 6779
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.131
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 10752
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0446
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 162830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 55802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10272
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 875
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83797
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1229
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
200, 200, 200, 200, 208, 208, 200, 192, 200, 200, 200, 200, 208, 200, 200, 192, 
gpgpu_n_tot_thrd_icount = 5018496
gpgpu_n_tot_w_icount = 156828
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12948
gpgpu_n_mem_write_global = 17948
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 171516
gpgpu_n_store_insn = 35858
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 344064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84505	W0_Idle:96776	W0_Scoreboard:294763	W1:36764	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:46592
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103584 {8:12948,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722816 {40:17885,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1760928 {136:12948,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143584 {8:17948,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48475 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20541 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12632 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2218 	3900 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4135 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	74 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9761     14746    none      none      none      none      none      none      none      none        2382      2903      2055      2443      1912      2168
dram[1]:       9385     15997    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10125     11330    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2018
dram[3]:      10675     10951    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2193      2055
dram[4]:      15518     11305    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16365     12046    none      none      none      none      none      none      none      none        2774      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63522 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.014
n_activity=2692 dram_eff=0.3328
bk0: 46a 63655i bk1: 36a 63718i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63983i bk5: 0a 63985i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 40a 63865i bk11: 44a 63822i bk12: 64a 63799i bk13: 64a 63807i bk14: 64a 63712i bk15: 64a 63673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0091898
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63524 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.014
n_activity=2554 dram_eff=0.3508
bk0: 44a 63629i bk1: 36a 63738i bk2: 0a 63978i bk3: 0a 63982i bk4: 0a 63982i bk5: 0a 63982i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63988i bk10: 40a 63872i bk11: 44a 63809i bk12: 64a 63771i bk13: 64a 63763i bk14: 64a 63680i bk15: 64a 63672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.01516
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63527 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01391
n_activity=2680 dram_eff=0.3321
bk0: 44a 63663i bk1: 36a 63754i bk2: 0a 63979i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63986i bk9: 0a 63987i bk10: 40a 63868i bk11: 44a 63815i bk12: 64a 63789i bk13: 64a 63788i bk14: 64a 63740i bk15: 64a 63628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00973681
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63533 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01385
n_activity=2615 dram_eff=0.3388
bk0: 40a 63745i bk1: 36a 63777i bk2: 0a 63982i bk3: 0a 63982i bk4: 0a 63983i bk5: 0a 63983i bk6: 0a 63985i bk7: 0a 63986i bk8: 0a 63987i bk9: 0a 63987i bk10: 40a 63863i bk11: 44a 63782i bk12: 64a 63799i bk13: 64a 63775i bk14: 64a 63782i bk15: 64a 63661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00614216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63530 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01394
n_activity=2690 dram_eff=0.3316
bk0: 38a 63713i bk1: 36a 63747i bk2: 0a 63981i bk3: 0a 63983i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63985i bk7: 0a 63985i bk8: 0a 63986i bk9: 0a 63986i bk10: 44a 63877i bk11: 44a 63841i bk12: 64a 63815i bk13: 64a 63793i bk14: 64a 63743i bk15: 64a 63794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00315704
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63984 n_nop=63538 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01369
n_activity=2513 dram_eff=0.3486
bk0: 36a 63772i bk1: 36a 63758i bk2: 0a 63982i bk3: 0a 63984i bk4: 0a 63984i bk5: 0a 63984i bk6: 0a 63984i bk7: 0a 63985i bk8: 0a 63985i bk9: 0a 63986i bk10: 44a 63866i bk11: 44a 63826i bk12: 64a 63817i bk13: 64a 63765i bk14: 64a 63686i bk15: 64a 63641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00828332

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2518, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2780, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2473, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2776, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2492, Miss = 106, Miss_rate = 0.043, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2442, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2429, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2336, Miss = 104, Miss_rate = 0.045, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3280, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2381, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2737, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2352, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 30996
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 67
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=83158
icnt_total_pkts_simt_to_mem=49097
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Network latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Flit latency average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Fragmentation average = -nan (35 samples)
	minimum = nan (35 samples)
	maximum = -nan (35 samples)
Injected packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted packet rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Accepted flit rate average = -nan (35 samples)
	minimum = -nan (35 samples)
	maximum = -nan (35 samples)
Injected packet size average = -nan (35 samples)
Accepted packet size average = -nan (35 samples)
Hops average = -nan (35 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,48480)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(5,0,0) tid=(493,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (381,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (382,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (386,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (388,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (390,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: cycles simulated: 48980  inst.: 2048983 (ipc=213.9) sim_rate=15177 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 14 11:31:03 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (595,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (787,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (836,48480), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (last released kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i').
GPGPU-Sim uArch: GPU detected kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i' finished on shader 13.
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 837
gpu_sim_insn = 110656
gpu_ipc =     132.2055
gpu_tot_sim_cycle = 49317
gpu_tot_sim_insn = 2052685
gpu_tot_ipc =      41.6223
gpu_tot_issued_cta = 120
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=15093
RFC_cache:
	RFC_total_cache_accesses = 167609
	RFC_total_cache_misses = 43625
	RFC_total_cache_miss_rate = 0.2603
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86984
	L1I_total_cache_misses = 1261
	L1I_total_cache_miss_rate = 0.0145
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 485, Miss = 320, Miss_rate = 0.660, Pending_hits = 96, Reservation_fails = 997
	L1D_cache_core[2]: Access = 456, Miss = 305, Miss_rate = 0.669, Pending_hits = 97, Reservation_fails = 981
	L1D_cache_core[3]: Access = 647, Miss = 361, Miss_rate = 0.558, Pending_hits = 102, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2270, Miss = 898, Miss_rate = 0.396, Pending_hits = 146, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6553, Miss = 3041, Miss_rate = 0.464, Pending_hits = 503, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8972, Miss = 3438, Miss_rate = 0.383, Pending_hits = 769, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9725, Miss = 3738, Miss_rate = 0.384, Pending_hits = 795, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8901, Miss = 3200, Miss_rate = 0.360, Pending_hits = 700, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9245, Miss = 3478, Miss_rate = 0.376, Pending_hits = 792, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9193, Miss = 3280, Miss_rate = 0.357, Pending_hits = 759, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9133, Miss = 3336, Miss_rate = 0.365, Pending_hits = 721, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7576, Miss = 2666, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3822, Miss = 1184, Miss_rate = 0.310, Pending_hits = 505, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 134, Reservation_fails = 908
	L1D_total_cache_accesses = 78260
	L1D_total_cache_misses = 29907
	L1D_total_cache_miss_rate = 0.3821
	L1D_total_cache_pending_hits = 6877
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.129
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 11648
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0412
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6727
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 56609
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11168
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85723
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1261
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5135424
gpgpu_n_tot_w_icount = 160482
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12984
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 175628
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 372736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84837	W0_Idle:98229	W0_Scoreboard:297644	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:50176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 103872 {8:12984,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 696 {8:87,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1765824 {136:12984,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 11832 {136:87,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48974 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20579 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12672 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2253 	3901 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4137 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9777     14755    none      none      none      none      none      none      none      none        2382      2910      2055      2443      1912      2168
dram[1]:       9400     16006    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10142     11339    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2023
dram[3]:      10692     10964    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2197      2055
dram[4]:      15526     11320    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16375     12056    none      none      none      none      none      none      none      none        2780      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64626 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01377
n_activity=2692 dram_eff=0.3328
bk0: 46a 64759i bk1: 36a 64822i bk2: 0a 65085i bk3: 0a 65087i bk4: 0a 65087i bk5: 0a 65089i bk6: 0a 65089i bk7: 0a 65089i bk8: 0a 65090i bk9: 0a 65090i bk10: 40a 64969i bk11: 44a 64926i bk12: 64a 64903i bk13: 64a 64911i bk14: 64a 64816i bk15: 64a 64777i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00903392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64628 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01377
n_activity=2554 dram_eff=0.3508
bk0: 44a 64733i bk1: 36a 64842i bk2: 0a 65082i bk3: 0a 65086i bk4: 0a 65086i bk5: 0a 65086i bk6: 0a 65088i bk7: 0a 65089i bk8: 0a 65089i bk9: 0a 65092i bk10: 40a 64976i bk11: 44a 64913i bk12: 64a 64875i bk13: 64a 64867i bk14: 64a 64784i bk15: 64a 64776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0149029
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64631 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01367
n_activity=2680 dram_eff=0.3321
bk0: 44a 64767i bk1: 36a 64858i bk2: 0a 65083i bk3: 0a 65086i bk4: 0a 65087i bk5: 0a 65088i bk6: 0a 65089i bk7: 0a 65090i bk8: 0a 65090i bk9: 0a 65091i bk10: 40a 64972i bk11: 44a 64919i bk12: 64a 64893i bk13: 64a 64892i bk14: 64a 64844i bk15: 64a 64732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00957166
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64637 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01361
n_activity=2615 dram_eff=0.3388
bk0: 40a 64849i bk1: 36a 64881i bk2: 0a 65086i bk3: 0a 65086i bk4: 0a 65087i bk5: 0a 65087i bk6: 0a 65089i bk7: 0a 65090i bk8: 0a 65091i bk9: 0a 65091i bk10: 40a 64967i bk11: 44a 64886i bk12: 64a 64903i bk13: 64a 64879i bk14: 64a 64886i bk15: 64a 64765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00603798
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64634 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.0137
n_activity=2690 dram_eff=0.3316
bk0: 38a 64817i bk1: 36a 64851i bk2: 0a 65085i bk3: 0a 65087i bk4: 0a 65088i bk5: 0a 65088i bk6: 0a 65089i bk7: 0a 65089i bk8: 0a 65090i bk9: 0a 65090i bk10: 44a 64981i bk11: 44a 64945i bk12: 64a 64919i bk13: 64a 64897i bk14: 64a 64847i bk15: 64a 64898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00310349
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65088 n_nop=64642 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01346
n_activity=2513 dram_eff=0.3486
bk0: 36a 64876i bk1: 36a 64862i bk2: 0a 65086i bk3: 0a 65088i bk4: 0a 65088i bk5: 0a 65088i bk6: 0a 65088i bk7: 0a 65089i bk8: 0a 65089i bk9: 0a 65090i bk10: 44a 64970i bk11: 44a 64930i bk12: 64a 64921i bk13: 64a 64869i bk14: 64a 64790i bk15: 64a 64745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00814282

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2524, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2783, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2477, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2778, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2496, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2445, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2434, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2339, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3282, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2384, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2740, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2354, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31036
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 69
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=83350
icnt_total_pkts_simt_to_mem=49139
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.0875
	minimum = 6
	maximum = 14
Network latency average = 8.05
	minimum = 6
	maximum = 14
Slowest packet = 62066
Flit latency average = 6.17949
	minimum = 6
	maximum = 10
Slowest flit = 132467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Accepted packet rate average = 0.00353998
	minimum = 0 (at node 1)
	maximum = 0.0083632 (at node 12)
Injected flit rate average = 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.0358423 (at node 15)
Accepted flit rate average= 0.0103544
	minimum = 0 (at node 1)
	maximum = 0.037037 (at node 12)
Injected packet length average = 2.925
Accepted packet length average = 2.925
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Network latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Flit latency average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Fragmentation average = -nan (36 samples)
	minimum = nan (36 samples)
	maximum = -nan (36 samples)
Injected packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted packet rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Accepted flit rate average = -nan (36 samples)
	minimum = -nan (36 samples)
	maximum = -nan (36 samples)
Injected packet size average = -nan (36 samples)
Accepted packet size average = -nan (36 samples)
Hops average = -nan (36 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 16 sec (136 sec)
gpgpu_simulation_rate = 15093 (inst/sec)
gpgpu_simulation_rate = 362 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x400d50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (8,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid: 512, initialized @(1,49317)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(2,0,0) tid=(423,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (349,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (355,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (491,49317), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (last released kernel 16 '_Z7Kernel2PbS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel 16 '_Z7Kernel2PbS_S_S_i' finished on shader 8.
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 492
gpu_sim_insn = 94208
gpu_ipc =     191.4797
gpu_tot_sim_cycle = 49809
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.1025
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=15557
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 44099
	RFC_total_cache_miss_rate = 0.2597
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 902, Miss_rate = 0.395, Pending_hits = 158, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6569, Miss = 3045, Miss_rate = 0.464, Pending_hits = 515, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8988, Miss = 3442, Miss_rate = 0.383, Pending_hits = 781, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9741, Miss = 3742, Miss_rate = 0.384, Pending_hits = 807, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8917, Miss = 3204, Miss_rate = 0.359, Pending_hits = 712, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9245, Miss = 3478, Miss_rate = 0.376, Pending_hits = 792, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9193, Miss = 3280, Miss_rate = 0.357, Pending_hits = 759, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9133, Miss = 3336, Miss_rate = 0.365, Pending_hits = 721, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7576, Miss = 2666, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3822, Miss = 1184, Miss_rate = 0.310, Pending_hits = 505, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 134, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 29939
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 6973
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13016
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85104	W0_Idle:98828	W0_Scoreboard:299616	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104128 {8:13016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1770176 {136:13016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48974 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20611 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12706 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2285 	3901 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4137 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	76 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9785     14774    none      none      none      none      none      none      none      none        2382      2910      2055      2443      1912      2168
dram[1]:       9408     16025    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10150     11349    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2023
dram[3]:      10701     10974    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2197      2055
dram[4]:      15543     11329    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16395     12066    none      none      none      none      none      none      none      none        2780      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65275 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01363
n_activity=2692 dram_eff=0.3328
bk0: 46a 65408i bk1: 36a 65471i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65736i bk5: 0a 65738i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 40a 65618i bk11: 44a 65575i bk12: 64a 65552i bk13: 64a 65560i bk14: 64a 65465i bk15: 64a 65426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00894473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65277 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01363
n_activity=2554 dram_eff=0.3508
bk0: 44a 65382i bk1: 36a 65491i bk2: 0a 65731i bk3: 0a 65735i bk4: 0a 65735i bk5: 0a 65735i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65741i bk10: 40a 65625i bk11: 44a 65562i bk12: 64a 65524i bk13: 64a 65516i bk14: 64a 65433i bk15: 64a 65425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0147558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65280 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01354
n_activity=2680 dram_eff=0.3321
bk0: 44a 65416i bk1: 36a 65507i bk2: 0a 65732i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65739i bk9: 0a 65740i bk10: 40a 65621i bk11: 44a 65568i bk12: 64a 65542i bk13: 64a 65541i bk14: 64a 65493i bk15: 64a 65381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00947716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65286 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01348
n_activity=2615 dram_eff=0.3388
bk0: 40a 65498i bk1: 36a 65530i bk2: 0a 65735i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65736i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65740i bk9: 0a 65740i bk10: 40a 65616i bk11: 44a 65535i bk12: 64a 65552i bk13: 64a 65528i bk14: 64a 65535i bk15: 64a 65414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00597837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65283 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01357
n_activity=2690 dram_eff=0.3316
bk0: 38a 65466i bk1: 36a 65500i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 44a 65630i bk11: 44a 65594i bk12: 64a 65568i bk13: 64a 65546i bk14: 64a 65496i bk15: 64a 65547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00307285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65291 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01333
n_activity=2513 dram_eff=0.3486
bk0: 36a 65525i bk1: 36a 65511i bk2: 0a 65735i bk3: 0a 65737i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65739i bk10: 44a 65619i bk11: 44a 65579i bk12: 64a 65570i bk13: 64a 65518i bk14: 64a 65439i bk15: 64a 65394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00806243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2526, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2782, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2500, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2447, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2436, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2341, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3286, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2744, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2356, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31070
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=83520
icnt_total_pkts_simt_to_mem=49173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.27941
	minimum = 6
	maximum = 12
Network latency average = 8.20588
	minimum = 6
	maximum = 11
Slowest packet = 62108
Flit latency average = 6.16667
	minimum = 6
	maximum = 8
Slowest flit = 132496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Accepted packet rate average = 0.00511894
	minimum = 0 (at node 0)
	maximum = 0.0121951 (at node 8)
Injected flit rate average = 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0406504 (at node 16)
Accepted flit rate average= 0.0153568
	minimum = 0 (at node 0)
	maximum = 0.0609756 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Network latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Flit latency average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Fragmentation average = -nan (37 samples)
	minimum = nan (37 samples)
	maximum = -nan (37 samples)
Injected packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted packet rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Accepted flit rate average = -nan (37 samples)
	minimum = -nan (37 samples)
	maximum = -nan (37 samples)
Injected packet size average = -nan (37 samples)
Accepted packet size average = -nan (37 samples)
Hops average = -nan (37 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 15557 (inst/sec)
gpgpu_simulation_rate = 360 (cycle/sec)
Kernel Executed 8 times
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49809
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.1025
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=15557
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 44099
	RFC_total_cache_miss_rate = 0.2597
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 902, Miss_rate = 0.395, Pending_hits = 158, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6569, Miss = 3045, Miss_rate = 0.464, Pending_hits = 515, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8988, Miss = 3442, Miss_rate = 0.383, Pending_hits = 781, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9741, Miss = 3742, Miss_rate = 0.384, Pending_hits = 807, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8917, Miss = 3204, Miss_rate = 0.359, Pending_hits = 712, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9245, Miss = 3478, Miss_rate = 0.376, Pending_hits = 792, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9193, Miss = 3280, Miss_rate = 0.357, Pending_hits = 759, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9133, Miss = 3336, Miss_rate = 0.365, Pending_hits = 721, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7576, Miss = 2666, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3822, Miss = 1184, Miss_rate = 0.310, Pending_hits = 505, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 134, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 29939
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 6973
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13016
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85104	W0_Idle:98828	W0_Scoreboard:299616	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104128 {8:13016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1770176 {136:13016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48974 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20611 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12706 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2285 	3901 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4137 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9785     14774    none      none      none      none      none      none      none      none        2382      2910      2055      2443      1912      2168
dram[1]:       9408     16025    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10150     11349    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2023
dram[3]:      10701     10974    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2197      2055
dram[4]:      15543     11329    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16395     12066    none      none      none      none      none      none      none      none        2780      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65275 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01363
n_activity=2692 dram_eff=0.3328
bk0: 46a 65408i bk1: 36a 65471i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65736i bk5: 0a 65738i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 40a 65618i bk11: 44a 65575i bk12: 64a 65552i bk13: 64a 65560i bk14: 64a 65465i bk15: 64a 65426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00894473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65277 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01363
n_activity=2554 dram_eff=0.3508
bk0: 44a 65382i bk1: 36a 65491i bk2: 0a 65731i bk3: 0a 65735i bk4: 0a 65735i bk5: 0a 65735i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65741i bk10: 40a 65625i bk11: 44a 65562i bk12: 64a 65524i bk13: 64a 65516i bk14: 64a 65433i bk15: 64a 65425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0147558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65280 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01354
n_activity=2680 dram_eff=0.3321
bk0: 44a 65416i bk1: 36a 65507i bk2: 0a 65732i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65739i bk9: 0a 65740i bk10: 40a 65621i bk11: 44a 65568i bk12: 64a 65542i bk13: 64a 65541i bk14: 64a 65493i bk15: 64a 65381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00947716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65286 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01348
n_activity=2615 dram_eff=0.3388
bk0: 40a 65498i bk1: 36a 65530i bk2: 0a 65735i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65736i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65740i bk9: 0a 65740i bk10: 40a 65616i bk11: 44a 65535i bk12: 64a 65552i bk13: 64a 65528i bk14: 64a 65535i bk15: 64a 65414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00597837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65283 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01357
n_activity=2690 dram_eff=0.3316
bk0: 38a 65466i bk1: 36a 65500i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 44a 65630i bk11: 44a 65594i bk12: 64a 65568i bk13: 64a 65546i bk14: 64a 65496i bk15: 64a 65547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00307285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65291 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01333
n_activity=2513 dram_eff=0.3486
bk0: 36a 65525i bk1: 36a 65511i bk2: 0a 65735i bk3: 0a 65737i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65739i bk10: 44a 65619i bk11: 44a 65579i bk12: 64a 65570i bk13: 64a 65518i bk14: 64a 65439i bk15: 64a 65394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00806243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2526, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2782, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2500, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2447, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2436, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2341, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3286, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2744, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2356, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31070
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=83520
icnt_total_pkts_simt_to_mem=49173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Network latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Flit latency average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Fragmentation average = -nan (38 samples)
	minimum = nan (38 samples)
	maximum = -nan (38 samples)
Injected packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted packet rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Accepted flit rate average = -nan (38 samples)
	minimum = -nan (38 samples)
	maximum = -nan (38 samples)
Injected packet size average = -nan (38 samples)
Accepted packet size average = -nan (38 samples)
Hops average = -nan (38 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 49809
gpu_tot_sim_insn = 2146893
gpu_tot_ipc =      43.1025
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 16770
gpu_stall_icnt2sh    = 100129
gpu_total_sim_rate=15557
RFC_cache:
	RFC_total_cache_accesses = 169785
	RFC_total_cache_misses = 44099
	RFC_total_cache_miss_rate = 0.2597
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 88648
	L1I_total_cache_misses = 1293
	L1I_total_cache_miss_rate = 0.0146
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 273, Miss_rate = 0.704, Pending_hits = 96, Reservation_fails = 895
	L1D_cache_core[1]: Access = 501, Miss = 324, Miss_rate = 0.647, Pending_hits = 108, Reservation_fails = 997
	L1D_cache_core[2]: Access = 472, Miss = 309, Miss_rate = 0.655, Pending_hits = 109, Reservation_fails = 981
	L1D_cache_core[3]: Access = 663, Miss = 365, Miss_rate = 0.551, Pending_hits = 114, Reservation_fails = 994
	L1D_cache_core[4]: Access = 2286, Miss = 902, Miss_rate = 0.395, Pending_hits = 158, Reservation_fails = 818
	L1D_cache_core[5]: Access = 6569, Miss = 3045, Miss_rate = 0.464, Pending_hits = 515, Reservation_fails = 5722
	L1D_cache_core[6]: Access = 8988, Miss = 3442, Miss_rate = 0.383, Pending_hits = 781, Reservation_fails = 6041
	L1D_cache_core[7]: Access = 9741, Miss = 3742, Miss_rate = 0.384, Pending_hits = 807, Reservation_fails = 6267
	L1D_cache_core[8]: Access = 8917, Miss = 3204, Miss_rate = 0.359, Pending_hits = 712, Reservation_fails = 4898
	L1D_cache_core[9]: Access = 9245, Miss = 3478, Miss_rate = 0.376, Pending_hits = 792, Reservation_fails = 5788
	L1D_cache_core[10]: Access = 9193, Miss = 3280, Miss_rate = 0.357, Pending_hits = 759, Reservation_fails = 5450
	L1D_cache_core[11]: Access = 9133, Miss = 3336, Miss_rate = 0.365, Pending_hits = 721, Reservation_fails = 5355
	L1D_cache_core[12]: Access = 7576, Miss = 2666, Miss_rate = 0.352, Pending_hits = 662, Reservation_fails = 5518
	L1D_cache_core[13]: Access = 3822, Miss = 1184, Miss_rate = 0.310, Pending_hits = 505, Reservation_fails = 2253
	L1D_cache_core[14]: Access = 894, Miss = 389, Miss_rate = 0.435, Pending_hits = 134, Reservation_fails = 908
	L1D_total_cache_accesses = 78388
	L1D_total_cache_misses = 29939
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 6973
	L1D_total_cache_reservation_fails = 52885
	L1D_cache_data_port_util = 0.128
	L1D_cache_fill_port_util = 0.040
L1C_cache:
	L1C_total_cache_accesses = 12288
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0391
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 1880
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 166285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 57115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 31891
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11808
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 1880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 150
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 20994
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87355
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1293
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
228, 228, 228, 228, 236, 236, 228, 220, 228, 228, 228, 228, 236, 228, 228, 220, 
gpgpu_n_tot_thrd_icount = 5233728
gpgpu_n_tot_w_icount = 163554
gpgpu_n_stall_shd_mem = 99150
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13016
gpgpu_n_mem_write_global = 17950
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 179724
gpgpu_n_store_insn = 35860
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 393216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1880
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1880
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 97270
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:85104	W0_Idle:98828	W0_Scoreboard:299616	W1:36834	W2:16731	W3:11316	W4:7396	W5:4860	W6:3500	W7:2850	W8:2686	W9:3024	W10:2785	W11:2828	W12:3518	W13:2630	W14:2653	W15:1772	W16:1500	W17:1662	W18:855	W19:434	W20:220	W21:134	W22:118	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:53248
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 104128 {8:13016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 722896 {40:17887,72:18,136:45,}
traffic_breakdown_coretomem[INST_ACC_R] = 712 {8:89,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1770176 {136:13016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 143600 {8:17950,}
traffic_breakdown_memtocore[INST_ACC_R] = 12104 {136:89,}
maxmrqlatency = 69 
maxdqlatency = 0 
maxmflatency = 631 
averagemflatency = 233 
max_icnt2mem_latency = 343 
max_icnt2sh_latency = 48974 
mrq_lat_table:1128 	95 	77 	66 	35 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20611 	10206 	164 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12706 	4421 	6688 	5318 	1761 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2285 	3901 	5590 	1240 	15 	0 	0 	1 	8 	62 	1309 	12433 	4137 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       338      1149         0         0         0         0         0         0         0         0       528       838      1901       851       850      1160 
dram[1]:      1334      1159         0         0         0         0         0         0         0         0       535       603       882       847       848       926 
dram[2]:      1143      1154         0         0         0         0         0         0         0         0       637       559       854       772       860       796 
dram[3]:      1153      1165         0         0         0         0         0         0         0         0       563       532       885       960       879       953 
dram[4]:      1172      1166         0         0         0         0         0         0         0         0      1496       529       882       959       854       926 
dram[5]:      1182      1176         0         0         0         0         0         0         0         0       562       629       871       960       857       959 
average row accesses per activate:
dram[0]:  9.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 12.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 11.666667 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 35.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 29.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 1412/55 = 25.672728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[1]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[2]:        22        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[3]:        20        18         0         0         0         0         0         0         0         0        20        22        32        32        32        32 
dram[4]:        19        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
dram[5]:        18        18         0         0         0         0         0         0         0         0        22        22        32        32        32        32 
total reads: 1256
min_bank_accesses = 0!
chip skew: 211/208 = 1.01
number of total write accesses:
dram[0]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        14        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        11        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 156
min_bank_accesses = 0!
chip skew: 28/22 = 1.27
average mf latency per bank:
dram[0]:       9785     14774    none      none      none      none      none      none      none      none        2382      2910      2055      2443      1912      2168
dram[1]:       9408     16025    none      none      none      none      none      none      none      none        2943      3083      2680      2643      2503      2227
dram[2]:      10150     11349    none      none      none      none      none      none      none      none        2647      2830      2458      2421      2225      2023
dram[3]:      10701     10974    none      none      none      none      none      none      none      none        2749      2593      2288      2078      2197      2055
dram[4]:      15543     11329    none      none      none      none      none      none      none      none        2466      3170      2189      2820      1906      2448
dram[5]:      16395     12066    none      none      none      none      none      none      none      none        2780      2966      2485      2403      2002      2208
maximum mf latency per bank:
dram[0]:        536       587         0         0         0         0         0         0         0         0       435       490       452       558       545       540
dram[1]:        523       592         0         0         0         0         0         0         0         0       487       611       613       470       514       437
dram[2]:        615       519         0         0         0         0         0         0         0         0       553       480       536       467       561       485
dram[3]:        533       496         0         0         0         0         0         0         0         0       473       458       523       431       509       464
dram[4]:        457       614         0         0         0         0         0         0         0         0       401       605       446       619       456       619
dram[5]:        631       526         0         0         0         0         0         0         0         0       611       454       581       497       592       462

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65275 n_act=11 n_pre=3 n_req=237 n_rd=422 n_write=26 bw_util=0.01363
n_activity=2692 dram_eff=0.3328
bk0: 46a 65408i bk1: 36a 65471i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65736i bk5: 0a 65738i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 40a 65618i bk11: 44a 65575i bk12: 64a 65552i bk13: 64a 65560i bk14: 64a 65465i bk15: 64a 65426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00894473
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65277 n_act=10 n_pre=2 n_req=238 n_rd=420 n_write=28 bw_util=0.01363
n_activity=2554 dram_eff=0.3508
bk0: 44a 65382i bk1: 36a 65491i bk2: 0a 65731i bk3: 0a 65735i bk4: 0a 65735i bk5: 0a 65735i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65741i bk10: 40a 65625i bk11: 44a 65562i bk12: 64a 65524i bk13: 64a 65516i bk14: 64a 65433i bk15: 64a 65425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0147558
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65280 n_act=10 n_pre=2 n_req=235 n_rd=420 n_write=25 bw_util=0.01354
n_activity=2680 dram_eff=0.3321
bk0: 44a 65416i bk1: 36a 65507i bk2: 0a 65732i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65739i bk9: 0a 65740i bk10: 40a 65621i bk11: 44a 65568i bk12: 64a 65542i bk13: 64a 65541i bk14: 64a 65493i bk15: 64a 65381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00947716
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65286 n_act=8 n_pre=0 n_req=235 n_rd=416 n_write=27 bw_util=0.01348
n_activity=2615 dram_eff=0.3388
bk0: 40a 65498i bk1: 36a 65530i bk2: 0a 65735i bk3: 0a 65735i bk4: 0a 65736i bk5: 0a 65736i bk6: 0a 65738i bk7: 0a 65739i bk8: 0a 65740i bk9: 0a 65740i bk10: 40a 65616i bk11: 44a 65535i bk12: 64a 65552i bk13: 64a 65528i bk14: 64a 65535i bk15: 64a 65414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00597837
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65283 n_act=8 n_pre=0 n_req=237 n_rd=418 n_write=28 bw_util=0.01357
n_activity=2690 dram_eff=0.3316
bk0: 38a 65466i bk1: 36a 65500i bk2: 0a 65734i bk3: 0a 65736i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65738i bk7: 0a 65738i bk8: 0a 65739i bk9: 0a 65739i bk10: 44a 65630i bk11: 44a 65594i bk12: 64a 65568i bk13: 64a 65546i bk14: 64a 65496i bk15: 64a 65547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00307285
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65737 n_nop=65291 n_act=8 n_pre=0 n_req=230 n_rd=416 n_write=22 bw_util=0.01333
n_activity=2513 dram_eff=0.3486
bk0: 36a 65525i bk1: 36a 65511i bk2: 0a 65735i bk3: 0a 65737i bk4: 0a 65737i bk5: 0a 65737i bk6: 0a 65737i bk7: 0a 65738i bk8: 0a 65738i bk9: 0a 65739i bk10: 44a 65619i bk11: 44a 65579i bk12: 64a 65570i bk13: 64a 65518i bk14: 64a 65439i bk15: 64a 65394i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00806243

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2526, Miss = 107, Miss_rate = 0.042, Pending_hits = 11, Reservation_fails = 342
L2_cache_bank[1]: Access = 2787, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 2479, Miss = 106, Miss_rate = 0.043, Pending_hits = 5, Reservation_fails = 107
L2_cache_bank[3]: Access = 2782, Miss = 104, Miss_rate = 0.037, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 2500, Miss = 106, Miss_rate = 0.042, Pending_hits = 4, Reservation_fails = 89
L2_cache_bank[5]: Access = 2447, Miss = 104, Miss_rate = 0.043, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 2436, Miss = 104, Miss_rate = 0.043, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 2341, Miss = 104, Miss_rate = 0.044, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 3286, Miss = 105, Miss_rate = 0.032, Pending_hits = 5, Reservation_fails = 99
L2_cache_bank[9]: Access = 2386, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2744, Miss = 104, Miss_rate = 0.038, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 2356, Miss = 104, Miss_rate = 0.044, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 31070
L2_total_cache_misses = 1256
L2_total_cache_miss_rate = 0.0404
L2_total_cache_pending_hits = 37
L2_total_cache_reservation_fails = 637
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 11901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1111
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17794
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 138
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 99
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 429
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=83520
icnt_total_pkts_simt_to_mem=49173
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Network latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Flit latency average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Fragmentation average = -nan (39 samples)
	minimum = nan (39 samples)
	maximum = -nan (39 samples)
Injected packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted packet rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Accepted flit rate average = -nan (39 samples)
	minimum = -nan (39 samples)
	maximum = -nan (39 samples)
Injected packet size average = -nan (39 samples)
Accepted packet size average = -nan (39 samples)
Hops average = -nan (39 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
Result stored in result.txt
