
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _674_ (removal check against rising-edge clock wb_clk_i)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002065    0.000000    0.000000    1.000000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000105    0.000052    1.000052 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002082    0.049780    0.525083    1.525135 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.049780    0.000095    1.525231 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.010499    0.067304    0.124086    1.649316 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.067316    0.000890    1.650207 v _377_/A (sky130_fd_sc_hd__inv_2)
     1    0.018341    0.089104    0.098603    1.748810 ^ _377_/Y (sky130_fd_sc_hd__inv_2)
                                                         _000_ (net)
                      0.089162    0.001869    1.750679 ^ _674_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              1.750679   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297    0.839042 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.089042   clock uncertainty
                                  0.000000    1.089042   clock reconvergence pessimism
                                  0.484743    1.573785   library removal time
                                              1.573785   data required time
---------------------------------------------------------------------------------------------
                                              1.573785   data required time
                                             -1.750679   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176893   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007221    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000404    0.000202    1.000202 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.176894    0.131135    0.174125    1.174327 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.135930    0.019781    1.194109 v _388_/B (sky130_fd_sc_hd__nand3_4)
     7    0.106180    0.301749    0.302897    1.497006 ^ _388_/Y (sky130_fd_sc_hd__nand3_4)
                                                         _008_ (net)
                      0.303857    0.020485    1.517491 ^ _389_/A (sky130_fd_sc_hd__inv_16)
    33    0.360422    0.202282    0.148600    1.666091 v _389_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[3] (net)
                      0.255861    0.080129    1.746220 v i_sram.sram3/EN (CF_SRAM_1024x32)
                                              1.746220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.451752    1.505168   library hold time
                                              1.505168   data required time
---------------------------------------------------------------------------------------------
                                              1.505168   data required time
                                             -1.746220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.241053   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.311138    0.048422    1.920764 v i_sram.sram0/DI[15] (CF_SRAM_1024x32)
                                              1.920764   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.567609    1.663446   library hold time
                                              1.663446   data required time
---------------------------------------------------------------------------------------------
                                              1.663446   data required time
                                             -1.920764   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257317   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.321164    0.049257    1.922582 v i_sram.sram0/DI[14] (CF_SRAM_1024x32)
                                              1.922582   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.566040    1.661877   library hold time
                                              1.661877   data required time
---------------------------------------------------------------------------------------------
                                              1.661877   data required time
                                             -1.922582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.260704   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.309348    0.045841    1.918183 v i_sram.sram1/DI[15] (CF_SRAM_1024x32)
                                              1.918183   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.567987    1.647575   library hold time
                                              1.647575   data required time
---------------------------------------------------------------------------------------------
                                              1.647575   data required time
                                             -1.918183   data arrival time
---------------------------------------------------------------------------------------------
                                              0.270608   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.319273    0.046504    1.919829 v i_sram.sram1/DI[14] (CF_SRAM_1024x32)
                                              1.919829   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.566433    1.646021   library hold time
                                              1.646021   data required time
---------------------------------------------------------------------------------------------
                                              1.646021   data required time
                                             -1.919829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273807   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.337887    0.056534    1.933536 v i_sram.sram0/DI[8] (CF_SRAM_1024x32)
                                              1.933536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.563423    1.659260   library hold time
                                              1.659260   data required time
---------------------------------------------------------------------------------------------
                                              1.659260   data required time
                                             -1.933536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.274276   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.353310    0.057470    1.932274 v i_sram.sram0/DI[4] (CF_SRAM_1024x32)
                                              1.932274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.561009    1.656847   library hold time
                                              1.656847   data required time
---------------------------------------------------------------------------------------------
                                              1.656847   data required time
                                             -1.932274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.275428   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.347764    0.080359    1.934808 v i_sram.sram0/DI[21] (CF_SRAM_1024x32)
                                              1.934808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.561877    1.657714   library hold time
                                              1.657714   data required time
---------------------------------------------------------------------------------------------
                                              1.657714   data required time
                                             -1.934808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.277094   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.347774    0.081926    1.936520 v i_sram.sram0/DI[25] (CF_SRAM_1024x32)
                                              1.936520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.561875    1.657713   library hold time
                                              1.657713   data required time
---------------------------------------------------------------------------------------------
                                              1.657713   data required time
                                             -1.936520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278807   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.341883    0.064572    1.954406 v i_sram.sram4/DI[10] (CF_SRAM_1024x32)
                                              1.954406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.562691    1.675125   library hold time
                                              1.675125   data required time
---------------------------------------------------------------------------------------------
                                              1.675125   data required time
                                             -1.954406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.279281   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.341132    0.063405    1.956662 v i_sram.sram4/DI[11] (CF_SRAM_1024x32)
                                              1.956662   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.562809    1.675242   library hold time
                                              1.675242   data required time
---------------------------------------------------------------------------------------------
                                              1.675242   data required time
                                             -1.956662   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281420   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.360115    0.089326    1.938134 v i_sram.sram0/DI[28] (CF_SRAM_1024x32)
                                              1.938134   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559944    1.655782   library hold time
                                              1.655782   data required time
---------------------------------------------------------------------------------------------
                                              1.655782   data required time
                                             -1.938134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282352   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.335137    0.055131    1.944964 v i_sram.sram0/DI[10] (CF_SRAM_1024x32)
                                              1.944964   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.563853    1.659691   library hold time
                                              1.659691   data required time
---------------------------------------------------------------------------------------------
                                              1.659691   data required time
                                             -1.944964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.285273   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.334369    0.053551    1.946809 v i_sram.sram0/DI[11] (CF_SRAM_1024x32)
                                              1.946809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.563973    1.659811   library hold time
                                              1.659811   data required time
---------------------------------------------------------------------------------------------
                                              1.659811   data required time
                                             -1.946809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286998   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.359870    0.077728    1.944275 v i_sram.sram0/DI[19] (CF_SRAM_1024x32)
                                              1.944275   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559982    1.655820   library hold time
                                              1.655820   data required time
---------------------------------------------------------------------------------------------
                                              1.655820   data required time
                                             -1.944275   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288455   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.361018    0.087333    1.944281 v i_sram.sram0/DI[29] (CF_SRAM_1024x32)
                                              1.944281   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559803    1.655640   library hold time
                                              1.655640   data required time
---------------------------------------------------------------------------------------------
                                              1.655640   data required time
                                             -1.944281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288641   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.341445    0.064000    1.953833 v i_sram.sram5/DI[10] (CF_SRAM_1024x32)
                                              1.953833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.562830    1.664351   library hold time
                                              1.664351   data required time
---------------------------------------------------------------------------------------------
                                              1.664351   data required time
                                             -1.953833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289482   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.358936    0.070321    1.945802 v i_sram.sram0/DI[16] (CF_SRAM_1024x32)
                                              1.945802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.560129    1.655966   library hold time
                                              1.655966   data required time
---------------------------------------------------------------------------------------------
                                              1.655966   data required time
                                             -1.945802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289836   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.337533    0.056063    1.933065 v i_sram.sram1/DI[8] (CF_SRAM_1024x32)
                                              1.933065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.563576    1.643164   library hold time
                                              1.643164   data required time
---------------------------------------------------------------------------------------------
                                              1.643164   data required time
                                             -1.933065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289902   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.344959    0.077838    1.932287 v i_sram.sram1/DI[21] (CF_SRAM_1024x32)
                                              1.932287   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.562414    1.642001   library hold time
                                              1.642001   data required time
---------------------------------------------------------------------------------------------
                                              1.642001   data required time
                                             -1.932287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.290286   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.352986    0.057048    1.931852 v i_sram.sram1/DI[4] (CF_SRAM_1024x32)
                                              1.931852   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.561157    1.640745   library hold time
                                              1.640745   data required time
---------------------------------------------------------------------------------------------
                                              1.640745   data required time
                                             -1.931852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291107   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.344354    0.078757    1.933350 v i_sram.sram1/DI[25] (CF_SRAM_1024x32)
                                              1.933350   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.562508    1.642096   library hold time
                                              1.642096   data required time
---------------------------------------------------------------------------------------------
                                              1.642096   data required time
                                             -1.933350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291254   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.340625    0.062720    1.955978 v i_sram.sram5/DI[11] (CF_SRAM_1024x32)
                                              1.955978   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.562958    1.664479   library hold time
                                              1.664479   data required time
---------------------------------------------------------------------------------------------
                                              1.664479   data required time
                                             -1.955978   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291498   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.351721    0.065843    1.965172 v i_sram.sram4/DI[2] (CF_SRAM_1024x32)
                                              1.965172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.561151    1.673585   library hold time
                                              1.673585   data required time
---------------------------------------------------------------------------------------------
                                              1.673585   data required time
                                             -1.965172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291587   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.353732    0.065861    1.965745 v i_sram.sram4/DI[9] (CF_SRAM_1024x32)
                                              1.965745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.560837    1.673271   library hold time
                                              1.673271   data required time
---------------------------------------------------------------------------------------------
                                              1.673271   data required time
                                             -1.965745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.292475   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.366074    0.089176    1.948485 v i_sram.sram0/DI[24] (CF_SRAM_1024x32)
                                              1.948485   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559011    1.654849   library hold time
                                              1.654849   data required time
---------------------------------------------------------------------------------------------
                                              1.654849   data required time
                                             -1.948485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293636   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.345119    0.048996    1.952452 v i_sram.sram0/DI[5] (CF_SRAM_1024x32)
                                              1.952452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.562291    1.658129   library hold time
                                              1.658129   data required time
---------------------------------------------------------------------------------------------
                                              1.658129   data required time
                                             -1.952452   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294324   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.345097    0.052852    1.952737 v i_sram.sram0/DI[9] (CF_SRAM_1024x32)
                                              1.952737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.562294    1.658132   library hold time
                                              1.658132   data required time
---------------------------------------------------------------------------------------------
                                              1.658132   data required time
                                             -1.952737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294605   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.331710    0.049623    1.939456 v i_sram.sram1/DI[10] (CF_SRAM_1024x32)
                                              1.939456   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.564487    1.644075   library hold time
                                              1.644075   data required time
---------------------------------------------------------------------------------------------
                                              1.644075   data required time
                                             -1.939456   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295381   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.357245    0.086855    1.935663 v i_sram.sram1/DI[28] (CF_SRAM_1024x32)
                                              1.935663   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560491    1.640079   library hold time
                                              1.640079   data required time
---------------------------------------------------------------------------------------------
                                              1.640079   data required time
                                             -1.935663   data arrival time
---------------------------------------------------------------------------------------------
                                              0.295584   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.355239    0.062492    1.952823 v i_sram.sram0/DI[1] (CF_SRAM_1024x32)
                                              1.952823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.560707    1.656545   library hold time
                                              1.656545   data required time
---------------------------------------------------------------------------------------------
                                              1.656545   data required time
                                             -1.952823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.296279   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.331310    0.048409    1.941667 v i_sram.sram1/DI[11] (CF_SRAM_1024x32)
                                              1.941667   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.564550    1.644138   library hold time
                                              1.644138   data required time
---------------------------------------------------------------------------------------------
                                              1.644138   data required time
                                             -1.941667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297529   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.369616    0.084060    1.953597 v i_sram.sram0/DI[20] (CF_SRAM_1024x32)
                                              1.953597   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.558457    1.654295   library hold time
                                              1.654295   data required time
---------------------------------------------------------------------------------------------
                                              1.654295   data required time
                                             -1.953597   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299302   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.311455    0.048863    1.921205 v i_sram.sram3/DI[15] (CF_SRAM_1024x32)
                                              1.921205   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.568097    1.621513   library hold time
                                              1.621513   data required time
---------------------------------------------------------------------------------------------
                                              1.621513   data required time
                                             -1.921205   data arrival time
---------------------------------------------------------------------------------------------
                                              0.299692   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.330688    0.064212    1.918661 v i_sram.sram3/DI[21] (CF_SRAM_1024x32)
                                              1.918661   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.565087    1.618503   library hold time
                                              1.618503   data required time
---------------------------------------------------------------------------------------------
                                              1.618503   data required time
                                             -1.918661   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300158   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.308509    0.044574    1.916916 v i_sram.sram2/DI[15] (CF_SRAM_1024x32)
                                              1.916916   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.568577    1.616647   library hold time
                                              1.616647   data required time
---------------------------------------------------------------------------------------------
                                              1.616647   data required time
                                             -1.916916   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300270   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.351779    0.063163    1.963048 v i_sram.sram5/DI[9] (CF_SRAM_1024x32)
                                              1.963048   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.561213    1.662734   library hold time
                                              1.662734   data required time
---------------------------------------------------------------------------------------------
                                              1.662734   data required time
                                             -1.963048   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300314   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.404245    0.161706    1.946588 v i_sram.sram0/BEN[15] (CF_SRAM_1024x32)
                                              1.946588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.550213    1.646050   library hold time
                                              1.646050   data required time
---------------------------------------------------------------------------------------------
                                              1.646050   data required time
                                             -1.946588   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300537   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.347710    0.060147    1.959477 v i_sram.sram0/DI[2] (CF_SRAM_1024x32)
                                              1.959477   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.561885    1.657723   library hold time
                                              1.657723   data required time
---------------------------------------------------------------------------------------------
                                              1.657723   data required time
                                             -1.959477   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301754   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.345178    0.054007    1.959889 v i_sram.sram0/DI[7] (CF_SRAM_1024x32)
                                              1.959889   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.562282    1.658119   library hold time
                                              1.658119   data required time
---------------------------------------------------------------------------------------------
                                              1.658119   data required time
                                             -1.959889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301769   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.357388    0.075289    1.941836 v i_sram.sram1/DI[19] (CF_SRAM_1024x32)
                                              1.941836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560468    1.640056   library hold time
                                              1.640056   data required time
---------------------------------------------------------------------------------------------
                                              1.640056   data required time
                                             -1.941836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301780   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.358327    0.084868    1.941817 v i_sram.sram1/DI[29] (CF_SRAM_1024x32)
                                              1.941817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560322    1.639909   library hold time
                                              1.639909   data required time
---------------------------------------------------------------------------------------------
                                              1.639909   data required time
                                             -1.941817   data arrival time
---------------------------------------------------------------------------------------------
                                              0.301907   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.356696    0.067872    1.943354 v i_sram.sram1/DI[16] (CF_SRAM_1024x32)
                                              1.943354   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560577    1.640164   library hold time
                                              1.640164   data required time
---------------------------------------------------------------------------------------------
                                              1.640164   data required time
                                             -1.943354   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303189   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.357589    0.062304    1.959553 v i_sram.sram0/DI[0] (CF_SRAM_1024x32)
                                              1.959553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.560339    1.656177   library hold time
                                              1.656177   data required time
---------------------------------------------------------------------------------------------
                                              1.656177   data required time
                                             -1.959553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303376   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.372688    0.089731    1.957262 v i_sram.sram0/DI[26] (CF_SRAM_1024x32)
                                              1.957262   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.557976    1.653814   library hold time
                                              1.653814   data required time
---------------------------------------------------------------------------------------------
                                              1.653814   data required time
                                             -1.957262   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303448   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.323081    0.051876    1.925200 v i_sram.sram3/DI[14] (CF_SRAM_1024x32)
                                              1.925200   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.566278    1.619694   library hold time
                                              1.619694   data required time
---------------------------------------------------------------------------------------------
                                              1.619694   data required time
                                             -1.925200   data arrival time
---------------------------------------------------------------------------------------------
                                              0.305506   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.320017    0.047608    1.920932 v i_sram.sram2/DI[14] (CF_SRAM_1024x32)
                                              1.920932   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.566776    1.614846   library hold time
                                              1.614846   data required time
---------------------------------------------------------------------------------------------
                                              1.614846   data required time
                                             -1.920932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306086   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.365510    0.056274    1.961747 v i_sram.sram0/DI[3] (CF_SRAM_1024x32)
                                              1.961747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559100    1.654937   library hold time
                                              1.654937   data required time
---------------------------------------------------------------------------------------------
                                              1.654937   data required time
                                             -1.961747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306810   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.363369    0.086703    1.946012 v i_sram.sram1/DI[24] (CF_SRAM_1024x32)
                                              1.946012   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.559532    1.639120   library hold time
                                              1.639120   data required time
---------------------------------------------------------------------------------------------
                                              1.639120   data required time
                                             -1.946012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.306892   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.343547    0.050140    1.950024 v i_sram.sram1/DI[9] (CF_SRAM_1024x32)
                                              1.950024   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.562635    1.642222   library hold time
                                              1.642222   data required time
---------------------------------------------------------------------------------------------
                                              1.642222   data required time
                                             -1.950024   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307802   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.370567    0.070246    1.978737 v i_sram.sram4/DI[12] (CF_SRAM_1024x32)
                                              1.978737   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.558202    1.670636   library hold time
                                              1.670636   data required time
---------------------------------------------------------------------------------------------
                                              1.670636   data required time
                                             -1.978737   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308101   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.368530    0.067598    1.979236 v i_sram.sram4/DI[13] (CF_SRAM_1024x32)
                                              1.979236   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.558521    1.670955   library hold time
                                              1.670955   data required time
---------------------------------------------------------------------------------------------
                                              1.670955   data required time
                                             -1.979236   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308281   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.383951    0.103827    1.961873 v i_sram.sram0/DI[6] (CF_SRAM_1024x32)
                                              1.961873   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.556214    1.652051   library hold time
                                              1.652051   data required time
---------------------------------------------------------------------------------------------
                                              1.652051   data required time
                                             -1.961873   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309822   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.420667    0.170670    1.954051 v i_sram.sram0/BEN[7] (CF_SRAM_1024x32)
                                              1.954051   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548127    1.643965   library hold time
                                              1.643965   data required time
---------------------------------------------------------------------------------------------
                                              1.643965   data required time
                                             -1.954051   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310086   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.344931    0.048637    1.952093 v i_sram.sram1/DI[5] (CF_SRAM_1024x32)
                                              1.952093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.562418    1.642006   library hold time
                                              1.642006   data required time
---------------------------------------------------------------------------------------------
                                              1.642006   data required time
                                             -1.952093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310087   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.338666    0.073382    1.927976 v i_sram.sram3/DI[25] (CF_SRAM_1024x32)
                                              1.927976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.563839    1.617254   library hold time
                                              1.617254   data required time
---------------------------------------------------------------------------------------------
                                              1.617254   data required time
                                             -1.927976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310721   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.361998    0.077696    1.983578 v i_sram.sram4/DI[7] (CF_SRAM_1024x32)
                                              1.983578   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.559543    1.671977   library hold time
                                              1.671977   data required time
---------------------------------------------------------------------------------------------
                                              1.671977   data required time
                                             -1.983578   data arrival time
---------------------------------------------------------------------------------------------
                                              0.311601   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.348298    0.079000    1.927808 v i_sram.sram3/DI[28] (CF_SRAM_1024x32)
                                              1.927808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562331    1.615747   library hold time
                                              1.615747   data required time
---------------------------------------------------------------------------------------------
                                              1.615747   data required time
                                             -1.927808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312061   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.392699    0.096472    1.962776 v i_sram.sram0/DI[27] (CF_SRAM_1024x32)
                                              1.962776   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.554845    1.650682   library hold time
                                              1.650682   data required time
---------------------------------------------------------------------------------------------
                                              1.650682   data required time
                                             -1.962776   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312094   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.418420    0.171602    1.956483 v i_sram.sram0/BEN[14] (CF_SRAM_1024x32)
                                              1.956483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548413    1.644250   library hold time
                                              1.644250   data required time
---------------------------------------------------------------------------------------------
                                              1.644250   data required time
                                             -1.956483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312233   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.366857    0.081439    1.950976 v i_sram.sram1/DI[20] (CF_SRAM_1024x32)
                                              1.950976   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.558987    1.638574   library hold time
                                              1.638574   data required time
---------------------------------------------------------------------------------------------
                                              1.638574   data required time
                                             -1.950976   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312402   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.362880    0.059377    1.967868 v i_sram.sram0/DI[12] (CF_SRAM_1024x32)
                                              1.967868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559511    1.655349   library hold time
                                              1.655349   data required time
---------------------------------------------------------------------------------------------
                                              1.655349   data required time
                                             -1.967868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312519   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.344823    0.071959    1.928907 v i_sram.sram3/DI[29] (CF_SRAM_1024x32)
                                              1.928907   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562875    1.616291   library hold time
                                              1.616291   data required time
---------------------------------------------------------------------------------------------
                                              1.616291   data required time
                                             -1.928907   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312616   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.356207    0.063849    1.954180 v i_sram.sram1/DI[1] (CF_SRAM_1024x32)
                                              1.954180   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560653    1.640241   library hold time
                                              1.640241   data required time
---------------------------------------------------------------------------------------------
                                              1.640241   data required time
                                             -1.954180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.313938   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.362111    0.057854    1.969493 v i_sram.sram0/DI[13] (CF_SRAM_1024x32)
                                              1.969493   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.559632    1.655469   library hold time
                                              1.655469   data required time
---------------------------------------------------------------------------------------------
                                              1.655469   data required time
                                             -1.969493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314023   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.337234    0.071999    1.926592 v i_sram.sram2/DI[25] (CF_SRAM_1024x32)
                                              1.926592   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564081    1.612151   library hold time
                                              1.612151   data required time
---------------------------------------------------------------------------------------------
                                              1.612151   data required time
                                             -1.926592   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314441   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.343666    0.051366    1.957248 v i_sram.sram1/DI[7] (CF_SRAM_1024x32)
                                              1.957248   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.562616    1.642204   library hold time
                                              1.642204   data required time
---------------------------------------------------------------------------------------------
                                              1.642204   data required time
                                             -1.957248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315045   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.369121    0.083184    1.986640 v i_sram.sram4/DI[5] (CF_SRAM_1024x32)
                                              1.986640   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.558428    1.670862   library hold time
                                              1.670862   data required time
---------------------------------------------------------------------------------------------
                                              1.670862   data required time
                                             -1.986640   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315778   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.422912    0.174724    1.959606 v i_sram.sram0/BEN[13] (CF_SRAM_1024x32)
                                              1.959606   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547842    1.643680   library hold time
                                              1.643680   data required time
---------------------------------------------------------------------------------------------
                                              1.643680   data required time
                                             -1.959606   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315926   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.340253    0.073443    1.927892 v i_sram.sram2/DI[21] (CF_SRAM_1024x32)
                                              1.927892   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563609    1.611679   library hold time
                                              1.611679   data required time
---------------------------------------------------------------------------------------------
                                              1.611679   data required time
                                             -1.927892   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316214   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.369475    0.086869    1.954401 v i_sram.sram1/DI[26] (CF_SRAM_1024x32)
                                              1.954401   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.558577    1.638165   library hold time
                                              1.638165   data required time
---------------------------------------------------------------------------------------------
                                              1.638165   data required time
                                             -1.954401   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316236   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.348430    0.066057    1.932604 v i_sram.sram3/DI[19] (CF_SRAM_1024x32)
                                              1.932604   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562311    1.615726   library hold time
                                              1.615726   data required time
---------------------------------------------------------------------------------------------
                                              1.615726   data required time
                                             -1.932604   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316878   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.369354    0.068644    1.977136 v i_sram.sram5/DI[12] (CF_SRAM_1024x32)
                                              1.977136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.558462    1.659983   library hold time
                                              1.659983   data required time
---------------------------------------------------------------------------------------------
                                              1.659983   data required time
                                             -1.977136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317152   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.374133    0.086460    1.976790 v i_sram.sram5/DI[1] (CF_SRAM_1024x32)
                                              1.976790   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.557715    1.659236   library hold time
                                              1.659236   data required time
---------------------------------------------------------------------------------------------
                                              1.659236   data required time
                                             -1.976790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317555   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.367671    0.066376    1.978014 v i_sram.sram5/DI[13] (CF_SRAM_1024x32)
                                              1.978014   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.558726    1.660247   library hold time
                                              1.660247   data required time
---------------------------------------------------------------------------------------------
                                              1.660247   data required time
                                             -1.978014   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317767   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.349893    0.080420    1.929228 v i_sram.sram2/DI[28] (CF_SRAM_1024x32)
                                              1.929228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.562100    1.610170   library hold time
                                              1.610170   data required time
---------------------------------------------------------------------------------------------
                                              1.610170   data required time
                                             -1.929228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319058   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.380312    0.090985    1.988234 v i_sram.sram4/DI[0] (CF_SRAM_1024x32)
                                              1.988234   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.556677    1.669111   library hold time
                                              1.669111   data required time
---------------------------------------------------------------------------------------------
                                              1.669111   data required time
                                             -1.988234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319124   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.348581    0.061430    1.960759 v i_sram.sram1/DI[2] (CF_SRAM_1024x32)
                                              1.960759   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.561847    1.641435   library hold time
                                              1.641435   data required time
---------------------------------------------------------------------------------------------
                                              1.641435   data required time
                                             -1.960759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319324   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.336694    0.054929    1.931932 v i_sram.sram2/DI[8] (CF_SRAM_1024x32)
                                              1.931932   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564166    1.612236   library hold time
                                              1.612236   data required time
---------------------------------------------------------------------------------------------
                                              1.612236   data required time
                                             -1.931932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319696   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.340351    0.059708    1.936710 v i_sram.sram3/DI[8] (CF_SRAM_1024x32)
                                              1.936710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.563575    1.616991   library hold time
                                              1.616991   data required time
---------------------------------------------------------------------------------------------
                                              1.616991   data required time
                                             -1.936710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319719   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.360097    0.075312    1.981194 v i_sram.sram5/DI[7] (CF_SRAM_1024x32)
                                              1.981194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.559911    1.661432   library hold time
                                              1.661432   data required time
---------------------------------------------------------------------------------------------
                                              1.661432   data required time
                                             -1.981194   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319762   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.428013    0.178241    1.963123 v i_sram.sram0/BEN[12] (CF_SRAM_1024x32)
                                              1.963123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547194    1.643032   library hold time
                                              1.643032   data required time
---------------------------------------------------------------------------------------------
                                              1.643032   data required time
                                             -1.963123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320091   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.379558    0.099302    1.957348 v i_sram.sram1/DI[6] (CF_SRAM_1024x32)
                                              1.957348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.556999    1.636587   library hold time
                                              1.636587   data required time
---------------------------------------------------------------------------------------------
                                              1.636587   data required time
                                             -1.957348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320761   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.433997    0.179719    1.963099 v i_sram.sram0/BEN[6] (CF_SRAM_1024x32)
                                              1.963099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.546434    1.642272   library hold time
                                              1.642272   data required time
---------------------------------------------------------------------------------------------
                                              1.642272   data required time
                                             -1.963099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.320827   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.365265    0.082995    1.982325 v i_sram.sram5/DI[2] (CF_SRAM_1024x32)
                                              1.982325   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.559102    1.660623   library hold time
                                              1.660623   data required time
---------------------------------------------------------------------------------------------
                                              1.660623   data required time
                                             -1.982325   data arrival time
---------------------------------------------------------------------------------------------
                                              0.321701   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.409389    0.128578    1.986623 v i_sram.sram4/DI[6] (CF_SRAM_1024x32)
                                              1.986623   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.552126    1.664560   library hold time
                                              1.664560   data required time
---------------------------------------------------------------------------------------------
                                              1.664560   data required time
                                             -1.986623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.322063   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.360030    0.054778    1.963270 v i_sram.sram1/DI[12] (CF_SRAM_1024x32)
                                              1.963270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560055    1.639643   library hold time
                                              1.639643   data required time
---------------------------------------------------------------------------------------------
                                              1.639643   data required time
                                             -1.963270   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323627   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.367029    0.080651    1.984107 v i_sram.sram5/DI[5] (CF_SRAM_1024x32)
                                              1.984107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.558826    1.660347   library hold time
                                              1.660347   data required time
---------------------------------------------------------------------------------------------
                                              1.660347   data required time
                                             -1.984107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323760   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.354399    0.069019    1.938556 v i_sram.sram3/DI[20] (CF_SRAM_1024x32)
                                              1.938556   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561376    1.614792   library hold time
                                              1.614792   data required time
---------------------------------------------------------------------------------------------
                                              1.614792   data required time
                                             -1.938556   data arrival time
---------------------------------------------------------------------------------------------
                                              0.323763   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.389350    0.093399    1.959703 v i_sram.sram1/DI[27] (CF_SRAM_1024x32)
                                              1.959703   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.555466    1.635054   library hold time
                                              1.635054   data required time
---------------------------------------------------------------------------------------------
                                              1.635054   data required time
                                             -1.959703   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324649   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.359296    0.053004    1.964642 v i_sram.sram1/DI[13] (CF_SRAM_1024x32)
                                              1.964642   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.560170    1.639758   library hold time
                                              1.639758   data required time
---------------------------------------------------------------------------------------------
                                              1.639758   data required time
                                             -1.964642   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324884   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.434240    0.182505    1.967386 v i_sram.sram0/BEN[11] (CF_SRAM_1024x32)
                                              1.967386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.546404    1.642241   library hold time
                                              1.642241   data required time
---------------------------------------------------------------------------------------------
                                              1.642241   data required time
                                             -1.967386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325145   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.439458    0.183376    1.966756 v i_sram.sram0/BEN[5] (CF_SRAM_1024x32)
                                              1.966756   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.545741    1.641578   library hold time
                                              1.641578   data required time
---------------------------------------------------------------------------------------------
                                              1.641578   data required time
                                             -1.966756   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325178   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.376688    0.086780    1.984030 v i_sram.sram5/DI[0] (CF_SRAM_1024x32)
                                              1.984030   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.557315    1.658836   library hold time
                                              1.658836   data required time
---------------------------------------------------------------------------------------------
                                              1.658836   data required time
                                             -1.984030   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325194   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.351528    0.078485    1.935433 v i_sram.sram2/DI[29] (CF_SRAM_1024x32)
                                              1.935433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561844    1.609914   library hold time
                                              1.609914   data required time
---------------------------------------------------------------------------------------------
                                              1.609914   data required time
                                             -1.935433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325519   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.389024    0.103021    1.993352 v i_sram.sram4/DI[1] (CF_SRAM_1024x32)
                                              1.993352   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.555313    1.667747   library hold time
                                              1.667747   data required time
---------------------------------------------------------------------------------------------
                                              1.667747   data required time
                                             -1.993352   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325604   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.352252    0.076243    1.935553 v i_sram.sram2/DI[24] (CF_SRAM_1024x32)
                                              1.935553   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561731    1.609801   library hold time
                                              1.609801   data required time
---------------------------------------------------------------------------------------------
                                              1.609801   data required time
                                             -1.935553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.325752   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.357395    0.081124    1.940433 v i_sram.sram3/DI[24] (CF_SRAM_1024x32)
                                              1.940433   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.560907    1.614323   library hold time
                                              1.614323   data required time
---------------------------------------------------------------------------------------------
                                              1.614323   data required time
                                             -1.940433   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326110   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.367256    0.059168    1.964641 v i_sram.sram1/DI[3] (CF_SRAM_1024x32)
                                              1.964641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.558924    1.638512   library hold time
                                              1.638512   data required time
---------------------------------------------------------------------------------------------
                                              1.638512   data required time
                                             -1.964641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326129   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.361878    0.068252    1.965502 v i_sram.sram1/DI[0] (CF_SRAM_1024x32)
                                              1.965502   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.559766    1.639354   library hold time
                                              1.639354   data required time
---------------------------------------------------------------------------------------------
                                              1.639354   data required time
                                             -1.965502   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326148   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.355048    0.066026    1.941508 v i_sram.sram3/DI[16] (CF_SRAM_1024x32)
                                              1.941508   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561275    1.614691   library hold time
                                              1.614691   data required time
---------------------------------------------------------------------------------------------
                                              1.614691   data required time
                                             -1.941508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.326817   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.386602    0.087865    1.979107 v i_sram.sram0/DI[22] (CF_SRAM_1024x32)
                                              1.979107   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.555799    1.651636   library hold time
                                              1.651636   data required time
---------------------------------------------------------------------------------------------
                                              1.651636   data required time
                                             -1.979107   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327471   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.334105    0.053129    1.946386 v i_sram.sram3/DI[11] (CF_SRAM_1024x32)
                                              1.946386   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.564552    1.617968   library hold time
                                              1.617968   data required time
---------------------------------------------------------------------------------------------
                                              1.617968   data required time
                                             -1.946386   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328418   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.352254    0.062795    1.938277 v i_sram.sram2/DI[16] (CF_SRAM_1024x32)
                                              1.938277   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561731    1.609801   library hold time
                                              1.609801   data required time
---------------------------------------------------------------------------------------------
                                              1.609801   data required time
                                             -1.938277   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328476   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.444287    0.186604    1.969984 v i_sram.sram0/BEN[4] (CF_SRAM_1024x32)
                                              1.969984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.545128    1.640965   library hold time
                                              1.640965   data required time
---------------------------------------------------------------------------------------------
                                              1.640965   data required time
                                             -1.969984   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329019   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.336274    0.056833    1.946666 v i_sram.sram3/DI[10] (CF_SRAM_1024x32)
                                              1.946666   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.564213    1.617629   library hold time
                                              1.617629   data required time
---------------------------------------------------------------------------------------------
                                              1.617629   data required time
                                             -1.946666   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329038   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.379382    0.092472    1.982803 v i_sram.sram7/DI[1] (CF_SRAM_1024x32)
                                              1.982803   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.557273    1.653369   library hold time
                                              1.653369   data required time
---------------------------------------------------------------------------------------------
                                              1.653369   data required time
                                             -1.982803   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329433   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.391790    0.091490    1.996963 v i_sram.sram4/DI[3] (CF_SRAM_1024x32)
                                              1.996963   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.554881    1.667315   library hold time
                                              1.667315   data required time
---------------------------------------------------------------------------------------------
                                              1.667315   data required time
                                             -1.996963   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329649   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.406541    0.125922    1.983967 v i_sram.sram5/DI[6] (CF_SRAM_1024x32)
                                              1.983967   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.552643    1.654164   library hold time
                                              1.654164   data required time
---------------------------------------------------------------------------------------------
                                              1.654164   data required time
                                             -1.983967   data arrival time
---------------------------------------------------------------------------------------------
                                              0.329803   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.362905    0.068777    1.943581 v i_sram.sram3/DI[4] (CF_SRAM_1024x32)
                                              1.943581   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.560045    1.613461   library hold time
                                              1.613461   data required time
---------------------------------------------------------------------------------------------
                                              1.613461   data required time
                                             -1.943581   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330120   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.332135    0.049854    1.943111 v i_sram.sram2/DI[11] (CF_SRAM_1024x32)
                                              1.943111   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564879    1.612949   library hold time
                                              1.612949   data required time
---------------------------------------------------------------------------------------------
                                              1.612949   data required time
                                             -1.943111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330162   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.461048    0.200776    1.985658 v i_sram.sram4/BEN[15] (CF_SRAM_1024x32)
                                              1.985658   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542893    1.655327   library hold time
                                              1.655327   data required time
---------------------------------------------------------------------------------------------
                                              1.655327   data required time
                                             -1.985658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330331   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.461457    0.201053    1.985935 v i_sram.sram4/BEN[14] (CF_SRAM_1024x32)
                                              1.985935   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542841    1.655275   library hold time
                                              1.655275   data required time
---------------------------------------------------------------------------------------------
                                              1.655275   data required time
                                             -1.985935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330660   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.334092    0.053516    1.943350 v i_sram.sram2/DI[10] (CF_SRAM_1024x32)
                                              1.943350   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564573    1.612643   library hold time
                                              1.612643   data required time
---------------------------------------------------------------------------------------------
                                              1.612643   data required time
                                             -1.943350   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330707   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.461805    0.201289    1.986171 v i_sram.sram4/BEN[13] (CF_SRAM_1024x32)
                                              1.986171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542796    1.655230   library hold time
                                              1.655230   data required time
---------------------------------------------------------------------------------------------
                                              1.655230   data required time
                                             -1.986171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.330940   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.441686    0.187606    1.972488 v i_sram.sram0/BEN[10] (CF_SRAM_1024x32)
                                              1.972488   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.545458    1.641295   library hold time
                                              1.641295   data required time
---------------------------------------------------------------------------------------------
                                              1.641295   data required time
                                             -1.972488   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331192   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.442360    0.188067    1.972948 v i_sram.sram0/BEN[9] (CF_SRAM_1024x32)
                                              1.972948   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.545372    1.641210   library hold time
                                              1.641210   data required time
---------------------------------------------------------------------------------------------
                                              1.641210   data required time
                                             -1.972948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331738   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.356474    0.074379    1.940927 v i_sram.sram2/DI[19] (CF_SRAM_1024x32)
                                              1.940927   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561070    1.609140   library hold time
                                              1.609140   data required time
---------------------------------------------------------------------------------------------
                                              1.609140   data required time
                                             -1.940927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.331786   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.377106    0.089891    1.980222 v i_sram.sram6/DI[1] (CF_SRAM_1024x32)
                                              1.980222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.557660    1.648029   library hold time
                                              1.648029   data required time
---------------------------------------------------------------------------------------------
                                              1.648029   data required time
                                             -1.980222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332193   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.443014    0.188513    1.973394 v i_sram.sram0/BEN[8] (CF_SRAM_1024x32)
                                              1.973394   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.545289    1.641127   library hold time
                                              1.641127   data required time
---------------------------------------------------------------------------------------------
                                              1.641127   data required time
                                             -1.973394   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332267   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.360530    0.066146    1.940951 v i_sram.sram2/DI[4] (CF_SRAM_1024x32)
                                              1.940951   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.560435    1.608505   library hold time
                                              1.608505   data required time
---------------------------------------------------------------------------------------------
                                              1.608505   data required time
                                             -1.940951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332445   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.448803    0.189650    1.973031 v i_sram.sram0/BEN[3] (CF_SRAM_1024x32)
                                              1.973031   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.544554    1.640392   library hold time
                                              1.640392   data required time
---------------------------------------------------------------------------------------------
                                              1.640392   data required time
                                             -1.973031   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332639   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.464095    0.202840    1.987722 v i_sram.sram4/BEN[12] (CF_SRAM_1024x32)
                                              1.987722   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542506    1.654940   library hold time
                                              1.654940   data required time
---------------------------------------------------------------------------------------------
                                              1.654940   data required time
                                             -1.987722   data arrival time
---------------------------------------------------------------------------------------------
                                              0.332782   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.386570    0.089911    1.984690 v i_sram.sram0/DI[23] (CF_SRAM_1024x32)
                                              1.984690   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.555804    1.651641   library hold time
                                              1.651641   data required time
---------------------------------------------------------------------------------------------
                                              1.651641   data required time
                                             -1.984690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333049   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.465246    0.203619    1.988501 v i_sram.sram4/BEN[11] (CF_SRAM_1024x32)
                                              1.988501   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542360    1.654794   library hold time
                                              1.654794   data required time
---------------------------------------------------------------------------------------------
                                              1.654794   data required time
                                             -1.988501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333708   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.370673    0.085037    1.988493 v i_sram.sram7/DI[5] (CF_SRAM_1024x32)
                                              1.988493   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.558636    1.654732   library hold time
                                              1.654732   data required time
---------------------------------------------------------------------------------------------
                                              1.654732   data required time
                                             -1.988493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333760   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.370697    0.089341    1.988670 v i_sram.sram7/DI[2] (CF_SRAM_1024x32)
                                              1.988670   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.558632    1.654729   library hold time
                                              1.654729   data required time
---------------------------------------------------------------------------------------------
                                              1.654729   data required time
                                             -1.988670   data arrival time
---------------------------------------------------------------------------------------------
                                              0.333942   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.466255    0.204302    1.989184 v i_sram.sram4/BEN[10] (CF_SRAM_1024x32)
                                              1.989184   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542231    1.654665   library hold time
                                              1.654665   data required time
---------------------------------------------------------------------------------------------
                                              1.654665   data required time
                                             -1.989184   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334519   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.367436    0.084308    1.990190 v i_sram.sram7/DI[7] (CF_SRAM_1024x32)
                                              1.990190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.559143    1.655239   library hold time
                                              1.655239   data required time
---------------------------------------------------------------------------------------------
                                              1.655239   data required time
                                             -1.990190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334951   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.466872    0.204720    1.989601 v i_sram.sram4/BEN[9] (CF_SRAM_1024x32)
                                              1.989601   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542153    1.654587   library hold time
                                              1.654587   data required time
---------------------------------------------------------------------------------------------
                                              1.654587   data required time
                                             -1.989601   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335014   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.467099    0.204873    1.989755 v i_sram.sram4/BEN[8] (CF_SRAM_1024x32)
                                              1.989755   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542124    1.654558   library hold time
                                              1.654558   data required time
---------------------------------------------------------------------------------------------
                                              1.654558   data required time
                                             -1.989755   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335197   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.363831    0.081754    1.949285 v i_sram.sram3/DI[26] (CF_SRAM_1024x32)
                                              1.949285   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.559900    1.613316   library hold time
                                              1.613316   data required time
---------------------------------------------------------------------------------------------
                                              1.613316   data required time
                                             -1.949285   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335969   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.368524    0.082466    1.985922 v i_sram.sram6/DI[5] (CF_SRAM_1024x32)
                                              1.985922   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.559003    1.649372   library hold time
                                              1.649372   data required time
---------------------------------------------------------------------------------------------
                                              1.649372   data required time
                                             -1.985922   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336550   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.360966    0.075684    1.945220 v i_sram.sram2/DI[20] (CF_SRAM_1024x32)
                                              1.945220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.560367    1.608437   library hold time
                                              1.608437   data required time
---------------------------------------------------------------------------------------------
                                              1.608437   data required time
                                             -1.945220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336783   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.368523    0.086831    1.986160 v i_sram.sram6/DI[2] (CF_SRAM_1024x32)
                                              1.986160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.559003    1.649372   library hold time
                                              1.649372   data required time
---------------------------------------------------------------------------------------------
                                              1.649372   data required time
                                             -1.986160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336788   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.389362    0.088631    1.994104 v i_sram.sram5/DI[3] (CF_SRAM_1024x32)
                                              1.994104   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.555331    1.656852   library hold time
                                              1.656852   data required time
---------------------------------------------------------------------------------------------
                                              1.656852   data required time
                                             -1.994104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337252   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.365311    0.081759    1.987641 v i_sram.sram6/DI[7] (CF_SRAM_1024x32)
                                              1.987641   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.559506    1.649874   library hold time
                                              1.649874   data required time
---------------------------------------------------------------------------------------------
                                              1.649874   data required time
                                             -1.987641   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337767   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.361225    0.079347    1.946878 v i_sram.sram2/DI[26] (CF_SRAM_1024x32)
                                              1.946878   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.560327    1.608397   library hold time
                                              1.608397   data required time
---------------------------------------------------------------------------------------------
                                              1.608397   data required time
                                             -1.946878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338482   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.380107    0.084721    1.951025 v i_sram.sram3/DI[27] (CF_SRAM_1024x32)
                                              1.951025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.557353    1.610769   library hold time
                                              1.610769   data required time
---------------------------------------------------------------------------------------------
                                              1.610769   data required time
                                             -1.951025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340256   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.384577    0.095804    1.993053 v i_sram.sram7/DI[0] (CF_SRAM_1024x32)
                                              1.993053   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.556460    1.652556   library hold time
                                              1.652556   data required time
---------------------------------------------------------------------------------------------
                                              1.652556   data required time
                                             -1.993053   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340497   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.384424    0.085304    1.976546 v i_sram.sram1/DI[22] (CF_SRAM_1024x32)
                                              1.976546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.556237    1.635825   library hold time
                                              1.635825   data required time
---------------------------------------------------------------------------------------------
                                              1.635825   data required time
                                             -1.976546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.340721   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411880    0.078995    1.986342 v i_sram.sram0/BEN[16] (CF_SRAM_1024x32)
                                              1.986342   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.549243    1.645081   library hold time
                                              1.645081   data required time
---------------------------------------------------------------------------------------------
                                              1.645081   data required time
                                             -1.986342   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341261   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.459899    0.197039    1.980420 v i_sram.sram0/BEN[2] (CF_SRAM_1024x32)
                                              1.980420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.543145    1.638982   library hold time
                                              1.638982   data required time
---------------------------------------------------------------------------------------------
                                              1.638982   data required time
                                             -1.980420   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341437   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.420111    0.089913    1.985499 v i_sram.sram0/BEN[24] (CF_SRAM_1024x32)
                                              1.985499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548198    1.644035   library hold time
                                              1.644035   data required time
---------------------------------------------------------------------------------------------
                                              1.644035   data required time
                                             -1.985499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341463   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.348022    0.057596    1.957480 v i_sram.sram3/DI[9] (CF_SRAM_1024x32)
                                              1.957480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562374    1.615790   library hold time
                                              1.615790   data required time
---------------------------------------------------------------------------------------------
                                              1.615790   data required time
                                             -1.957480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.341690   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.413042    0.080431    1.987778 v i_sram.sram0/BEN[17] (CF_SRAM_1024x32)
                                              1.987778   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.549096    1.644933   library hold time
                                              1.644933   data required time
---------------------------------------------------------------------------------------------
                                              1.644933   data required time
                                             -1.987778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342845   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.421445    0.091386    1.986972 v i_sram.sram0/BEN[25] (CF_SRAM_1024x32)
                                              1.986972   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548029    1.643866   library hold time
                                              1.643866   data required time
---------------------------------------------------------------------------------------------
                                              1.643866   data required time
                                             -1.986972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343106   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.382203    0.093137    1.990387 v i_sram.sram6/DI[0] (CF_SRAM_1024x32)
                                              1.990387   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.556862    1.647231   library hold time
                                              1.647231   data required time
---------------------------------------------------------------------------------------------
                                              1.647231   data required time
                                             -1.990387   data arrival time
---------------------------------------------------------------------------------------------
                                              0.343156   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.415050    0.133789    1.991834 v i_sram.sram7/DI[6] (CF_SRAM_1024x32)
                                              1.991834   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.551691    1.647787   library hold time
                                              1.647787   data required time
---------------------------------------------------------------------------------------------
                                              1.647787   data required time
                                             -1.991834   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344047   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.414050    0.081662    1.989009 v i_sram.sram0/BEN[18] (CF_SRAM_1024x32)
                                              1.989009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548968    1.644805   library hold time
                                              1.644805   data required time
---------------------------------------------------------------------------------------------
                                              1.644805   data required time
                                             -1.989009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344204   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.422745    0.092811    1.988396 v i_sram.sram0/BEN[26] (CF_SRAM_1024x32)
                                              1.988396   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547863    1.643701   library hold time
                                              1.643701   data required time
---------------------------------------------------------------------------------------------
                                              1.643701   data required time
                                             -1.988396   data arrival time
---------------------------------------------------------------------------------------------
                                              0.344695   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.414196    0.117569    2.008811 v i_sram.sram4/DI[22] (CF_SRAM_1024x32)
                                              2.008811   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.551374    1.663808   library hold time
                                              1.663808   data required time
---------------------------------------------------------------------------------------------
                                              1.663808   data required time
                                             -2.008811   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345003   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.409932    0.115024    2.009802 v i_sram.sram4/DI[23] (CF_SRAM_1024x32)
                                              2.009802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.552041    1.664475   library hold time
                                              1.664475   data required time
---------------------------------------------------------------------------------------------
                                              1.664475   data required time
                                             -2.009802   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345327   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.415011    0.082825    1.990172 v i_sram.sram0/BEN[19] (CF_SRAM_1024x32)
                                              1.990172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548846    1.644683   library hold time
                                              1.644683   data required time
---------------------------------------------------------------------------------------------
                                              1.644683   data required time
                                             -1.990172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345489   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.347214    0.056328    1.956213 v i_sram.sram2/DI[9] (CF_SRAM_1024x32)
                                              1.956213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.562519    1.610589   library hold time
                                              1.610589   data required time
---------------------------------------------------------------------------------------------
                                              1.610589   data required time
                                             -1.956213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345624   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.423956    0.094129    1.989715 v i_sram.sram0/BEN[27] (CF_SRAM_1024x32)
                                              1.989715   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547710    1.643547   library hold time
                                              1.643547   data required time
---------------------------------------------------------------------------------------------
                                              1.643547   data required time
                                             -1.989715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346168   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.380740    0.085327    1.951631 v i_sram.sram2/DI[27] (CF_SRAM_1024x32)
                                              1.951631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.557273    1.605343   library hold time
                                              1.605343   data required time
---------------------------------------------------------------------------------------------
                                              1.605343   data required time
                                             -1.951631   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346289   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.384394    0.087391    1.982169 v i_sram.sram1/DI[23] (CF_SRAM_1024x32)
                                              1.982169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.556242    1.635830   library hold time
                                              1.635830   data required time
---------------------------------------------------------------------------------------------
                                              1.635830   data required time
                                             -1.982169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346340   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.415682    0.083631    1.990979 v i_sram.sram0/BEN[20] (CF_SRAM_1024x32)
                                              1.990979   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548760    1.644598   library hold time
                                              1.644598   data required time
---------------------------------------------------------------------------------------------
                                              1.644598   data required time
                                             -1.990979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346381   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.412185    0.131163    1.989208 v i_sram.sram6/DI[6] (CF_SRAM_1024x32)
                                              1.989208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.552170    1.642539   library hold time
                                              1.642539   data required time
---------------------------------------------------------------------------------------------
                                              1.642539   data required time
                                             -1.989208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346669   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.346856    0.056787    1.962669 v i_sram.sram3/DI[7] (CF_SRAM_1024x32)
                                              1.962669   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562557    1.615973   library hold time
                                              1.615973   data required time
---------------------------------------------------------------------------------------------
                                              1.615973   data required time
                                             -1.962669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.346696   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.416226    0.084282    1.991629 v i_sram.sram0/BEN[21] (CF_SRAM_1024x32)
                                              1.991629   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548691    1.644529   library hold time
                                              1.644529   data required time
---------------------------------------------------------------------------------------------
                                              1.644529   data required time
                                             -1.991629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347100   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.424798    0.095040    1.990626 v i_sram.sram0/BEN[28] (CF_SRAM_1024x32)
                                              1.990626   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547603    1.643440   library hold time
                                              1.643440   data required time
---------------------------------------------------------------------------------------------
                                              1.643440   data required time
                                             -1.990626   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347186   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.370887    0.068381    1.959623 v i_sram.sram3/DI[22] (CF_SRAM_1024x32)
                                              1.959623   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.558796    1.612212   library hold time
                                              1.612212   data required time
---------------------------------------------------------------------------------------------
                                              1.612212   data required time
                                             -1.959623   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347411   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.416589    0.084714    1.992061 v i_sram.sram0/BEN[22] (CF_SRAM_1024x32)
                                              1.992061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548645    1.644483   library hold time
                                              1.644483   data required time
---------------------------------------------------------------------------------------------
                                              1.644483   data required time
                                             -1.992061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347579   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.416776    0.084937    1.992284 v i_sram.sram0/BEN[23] (CF_SRAM_1024x32)
                                              1.992284   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.548621    1.644459   library hold time
                                              1.644459   data required time
---------------------------------------------------------------------------------------------
                                              1.644459   data required time
                                             -1.992284   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347825   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.425332    0.095616    1.991202 v i_sram.sram0/BEN[29] (CF_SRAM_1024x32)
                                              1.991202   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547535    1.643372   library hold time
                                              1.643372   data required time
---------------------------------------------------------------------------------------------
                                              1.643372   data required time
                                             -1.991202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.347829   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.425794    0.096112    1.991698 v i_sram.sram0/BEN[30] (CF_SRAM_1024x32)
                                              1.991698   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547476    1.643314   library hold time
                                              1.643314   data required time
---------------------------------------------------------------------------------------------
                                              1.643314   data required time
                                             -1.991698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348384   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.425937    0.096266    1.991852 v i_sram.sram0/BEN[31] (CF_SRAM_1024x32)
                                              1.991852   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.547458    1.643296   library hold time
                                              1.643296   data required time
---------------------------------------------------------------------------------------------
                                              1.643296   data required time
                                             -1.991852   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348556   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002336    0.000000    0.000000    1.000000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.000120    0.000060    1.000060 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007588    0.078262    0.563451    1.563510 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.078262    0.000593    1.564103 v input45/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.539832    0.330817    0.341779    1.905882 v input45/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net45 (net)
                      0.345315    0.054240    1.960122 v i_sram.sram2/DI[7] (CF_SRAM_1024x32)
                                              1.960122   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.562817    1.610887   library hold time
                                              1.610887   data required time
---------------------------------------------------------------------------------------------
                                              1.610887   data required time
                                             -1.960122   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349235   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.358645    0.051811    1.963449 v i_sram.sram3/DI[13] (CF_SRAM_1024x32)
                                              1.963449   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.560712    1.614128   library hold time
                                              1.614128   data required time
---------------------------------------------------------------------------------------------
                                              1.614128   data required time
                                             -1.963449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349321   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.404762    0.107888    1.999130 v i_sram.sram7/DI[22] (CF_SRAM_1024x32)
                                              1.999130   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.553301    1.649397   library hold time
                                              1.649397   data required time
---------------------------------------------------------------------------------------------
                                              1.649397   data required time
                                             -1.999130   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349733   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.470577    0.204165    1.987545 v i_sram.sram0/BEN[1] (CF_SRAM_1024x32)
                                              1.987545   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.541789    1.637626   library hold time
                                              1.637626   data required time
---------------------------------------------------------------------------------------------
                                              1.637626   data required time
                                             -1.987545   data arrival time
---------------------------------------------------------------------------------------------
                                              0.349919   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.356762    0.048178    1.959816 v i_sram.sram2/DI[13] (CF_SRAM_1024x32)
                                              1.959816   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561025    1.609095   library hold time
                                              1.609095   data required time
---------------------------------------------------------------------------------------------
                                              1.609095   data required time
                                             -1.959816   data arrival time
---------------------------------------------------------------------------------------------
                                              0.350721   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.369486    0.068955    1.963733 v i_sram.sram3/DI[23] (CF_SRAM_1024x32)
                                              1.963733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.559015    1.612431   library hold time
                                              1.612431   data required time
---------------------------------------------------------------------------------------------
                                              1.612431   data required time
                                             -1.963733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351302   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.396469    0.096872    2.002345 v i_sram.sram7/DI[3] (CF_SRAM_1024x32)
                                              2.002345   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.554599    1.650695   library hold time
                                              1.650695   data required time
---------------------------------------------------------------------------------------------
                                              1.650695   data required time
                                             -2.002345   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351650   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.361404    0.057044    1.965536 v i_sram.sram3/DI[12] (CF_SRAM_1024x32)
                                              1.965536   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.560280    1.613696   library hold time
                                              1.613696   data required time
---------------------------------------------------------------------------------------------
                                              1.613696   data required time
                                             -1.965536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.351840   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.358871    0.052783    1.961274 v i_sram.sram2/DI[12] (CF_SRAM_1024x32)
                                              1.961274   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.560695    1.608765   library hold time
                                              1.608765   data required time
---------------------------------------------------------------------------------------------
                                              1.608765   data required time
                                             -1.961274   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352509   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.411436    0.114778    2.006021 v i_sram.sram5/DI[22] (CF_SRAM_1024x32)
                                              2.006021   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.551877    1.653398   library hold time
                                              1.653398   data required time
---------------------------------------------------------------------------------------------
                                              1.653398   data required time
                                             -2.006021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.352623   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.474605    0.206841    1.990222 v i_sram.sram0/BEN[0] (CF_SRAM_1024x32)
                                              1.990222   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.541277    1.637115   library hold time
                                              1.637115   data required time
---------------------------------------------------------------------------------------------
                                              1.637115   data required time
                                             -1.990222   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353107   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.407435    0.112478    2.007257 v i_sram.sram5/DI[23] (CF_SRAM_1024x32)
                                              2.007257   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.552503    1.654024   library hold time
                                              1.654024   data required time
---------------------------------------------------------------------------------------------
                                              1.654024   data required time
                                             -2.007257   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353233   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.354766    0.064688    1.968143 v i_sram.sram3/DI[5] (CF_SRAM_1024x32)
                                              1.968143   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561319    1.614735   library hold time
                                              1.614735   data required time
---------------------------------------------------------------------------------------------
                                              1.614735   data required time
                                             -1.968143   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353409   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.403140    0.106181    1.997423 v i_sram.sram6/DI[22] (CF_SRAM_1024x32)
                                              1.997423   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.553585    1.643954   library hold time
                                              1.643954   data required time
---------------------------------------------------------------------------------------------
                                              1.643954   data required time
                                             -1.997423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353468   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.403653    0.108569    2.003348 v i_sram.sram7/DI[23] (CF_SRAM_1024x32)
                                              2.003348   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.553475    1.649571   library hold time
                                              1.649571   data required time
---------------------------------------------------------------------------------------------
                                              1.649571   data required time
                                             -2.003348   data arrival time
---------------------------------------------------------------------------------------------
                                              0.353777   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.393960    0.094007    1.999480 v i_sram.sram6/DI[3] (CF_SRAM_1024x32)
                                              1.999480   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.555022    1.645391   library hold time
                                              1.645391   data required time
---------------------------------------------------------------------------------------------
                                              1.645391   data required time
                                             -1.999480   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354089   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.367117    0.078053    1.968384 v i_sram.sram3/DI[1] (CF_SRAM_1024x32)
                                              1.968384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.559386    1.612802   library hold time
                                              1.612802   data required time
---------------------------------------------------------------------------------------------
                                              1.612802   data required time
                                             -1.968384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355582   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.000138    0.000069    1.000069 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075991    0.560966    1.561036 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.075991    0.000547    1.561583 v input43/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545001    0.333684    0.341873    1.903456 v input43/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net43 (net)
                      0.352851    0.061899    1.965355 v i_sram.sram2/DI[5] (CF_SRAM_1024x32)
                                              1.965355   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561637    1.609707   library hold time
                                              1.609707   data required time
---------------------------------------------------------------------------------------------
                                              1.609707   data required time
                                             -1.965355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.355648   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411188    0.078132    1.985479 v i_sram.sram1/BEN[16] (CF_SRAM_1024x32)
                                              1.985479   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.549429    1.629017   library hold time
                                              1.629017   data required time
---------------------------------------------------------------------------------------------
                                              1.629017   data required time
                                             -1.985479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356463   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.401247    0.106045    2.000823 v i_sram.sram6/DI[23] (CF_SRAM_1024x32)
                                              2.000823   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.553882    1.644251   library hold time
                                              1.644251   data required time
---------------------------------------------------------------------------------------------
                                              1.644251   data required time
                                             -2.000823   data arrival time
---------------------------------------------------------------------------------------------
                                              0.356573   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001907    0.000000    0.000000    1.000000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.000099    0.000049    1.000049 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007050    0.075117    0.560176    1.560226 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.075117    0.000329    1.560555 v input27/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.549705    0.335652    0.329776    1.890331 v input27/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net27 (net)
                      0.364615    0.074935    1.965266 v i_sram.sram2/DI[1] (CF_SRAM_1024x32)
                                              1.965266   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.559796    1.607866   library hold time
                                              1.607866   data required time
---------------------------------------------------------------------------------------------
                                              1.607866   data required time
                                             -1.965266   data arrival time
---------------------------------------------------------------------------------------------
                                              0.357399   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.420758    0.090629    1.986214 v i_sram.sram1/BEN[24] (CF_SRAM_1024x32)
                                              1.986214   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.548213    1.627801   library hold time
                                              1.627801   data required time
---------------------------------------------------------------------------------------------
                                              1.627801   data required time
                                             -1.986214   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358413   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.390097    0.110054    1.968100 v i_sram.sram3/DI[6] (CF_SRAM_1024x32)
                                              1.968100   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.555790    1.609205   library hold time
                                              1.609205   data required time
---------------------------------------------------------------------------------------------
                                              1.609205   data required time
                                             -1.968100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358894   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.502991    0.225658    2.009038 v i_sram.sram4/BEN[7] (CF_SRAM_1024x32)
                                              2.009038   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537693    1.650127   library hold time
                                              1.650127   data required time
---------------------------------------------------------------------------------------------
                                              1.650127   data required time
                                             -2.009038   data arrival time
---------------------------------------------------------------------------------------------
                                              0.358911   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.358732    0.074997    1.974326 v i_sram.sram3/DI[2] (CF_SRAM_1024x32)
                                              1.974326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.560698    1.614114   library hold time
                                              1.614114   data required time
---------------------------------------------------------------------------------------------
                                              1.614114   data required time
                                             -1.974326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360212   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.505134    0.227074    2.010454 v i_sram.sram4/BEN[6] (CF_SRAM_1024x32)
                                              2.010454   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537512    1.649946   library hold time
                                              1.649946   data required time
---------------------------------------------------------------------------------------------
                                              1.649946   data required time
                                             -2.010454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360508   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.414180    0.081820    1.989168 v i_sram.sram1/BEN[17] (CF_SRAM_1024x32)
                                              1.989168   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.549049    1.628637   library hold time
                                              1.628637   data required time
---------------------------------------------------------------------------------------------
                                              1.628637   data required time
                                             -1.989168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360531   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002973    0.000000    0.000000    1.000000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.000171    0.000085    1.000085 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076236    0.561252    1.561337 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.076236    0.000550    1.561887 v input44/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.544090    0.327674    0.296158    1.858045 v input44/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net44 (net)
                      0.387300    0.107245    1.965290 v i_sram.sram2/DI[6] (CF_SRAM_1024x32)
                                              1.965290   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.556246    1.604316   library hold time
                                              1.604316   data required time
---------------------------------------------------------------------------------------------
                                              1.604316   data required time
                                             -1.965290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.360974   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.392681    0.119161    2.012418 v i_sram.sram7/DI[11] (CF_SRAM_1024x32)
                                              2.012418   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.555192    1.651288   library hold time
                                              1.651288   data required time
---------------------------------------------------------------------------------------------
                                              1.651288   data required time
                                             -2.012418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361130   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.507032    0.228327    2.011708 v i_sram.sram4/BEN[5] (CF_SRAM_1024x32)
                                              2.011708   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537352    1.649786   library hold time
                                              1.649786   data required time
---------------------------------------------------------------------------------------------
                                              1.649786   data required time
                                             -2.011708   data arrival time
---------------------------------------------------------------------------------------------
                                              0.361921   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002741    0.000000    0.000000    1.000000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.000150    0.000075    1.000075 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007634    0.078518    0.563758    1.563833 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.078518    0.000586    1.564419 v input38/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.537572    0.329386    0.334911    1.899329 v input38/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net38 (net)
                      0.356314    0.071916    1.971245 v i_sram.sram2/DI[2] (CF_SRAM_1024x32)
                                              1.971245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.561095    1.609165   library hold time
                                              1.609165   data required time
---------------------------------------------------------------------------------------------
                                              1.609165   data required time
                                             -1.971245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362080   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.368929    0.077383    1.974632 v i_sram.sram3/DI[0] (CF_SRAM_1024x32)
                                              1.974632   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.559102    1.612518   library hold time
                                              1.612518   data required time
---------------------------------------------------------------------------------------------
                                              1.612518   data required time
                                             -1.974632   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362113   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.500068    0.200916    1.996098 v i_sram.sram0/DI[18] (CF_SRAM_1024x32)
                                              1.996098   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.538045    1.633882   library hold time
                                              1.633882   data required time
---------------------------------------------------------------------------------------------
                                              1.633882   data required time
                                             -1.996098   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362216   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002917    0.000000    0.000000    1.000000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.000162    0.000081    1.000081 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007287    0.076529    0.561580    1.561661 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.076529    0.000553    1.562214 v input18/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.527096    0.319467    0.331043    1.893257 v input18/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net18 (net)
                      0.389194    0.115821    2.009078 v i_sram.sram6/DI[11] (CF_SRAM_1024x32)
                                              2.009078   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.555768    1.646137   library hold time
                                              1.646137   data required time
---------------------------------------------------------------------------------------------
                                              1.646137   data required time
                                             -2.009078   data arrival time
---------------------------------------------------------------------------------------------
                                              0.362941   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.508611    0.229370    2.012750 v i_sram.sram4/BEN[4] (CF_SRAM_1024x32)
                                              2.012750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537219    1.649653   library hold time
                                              1.649653   data required time
---------------------------------------------------------------------------------------------
                                              1.649653   data required time
                                             -2.012750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363097   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.000147    0.000074    1.000074 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net187 (net)
                      0.076237    0.000550    1.561867 v input30/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573039    0.347821    0.329375    1.891242 v input30/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net30 (net)
                      0.378895    0.078659    1.969901 v i_sram.sram2/DI[22] (CF_SRAM_1024x32)
                                              1.969901   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.557561    1.605631   library hold time
                                              1.605631   data required time
---------------------------------------------------------------------------------------------
                                              1.605631   data required time
                                             -1.969901   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364270   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.510216    0.230428    2.013808 v i_sram.sram4/BEN[3] (CF_SRAM_1024x32)
                                              2.013808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537084    1.649517   library hold time
                                              1.649517   data required time
---------------------------------------------------------------------------------------------
                                              1.649517   data required time
                                             -2.013808   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364291   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.417141    0.085369    1.992716 v i_sram.sram1/BEN[18] (CF_SRAM_1024x32)
                                              1.992716   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.548673    1.628261   library hold time
                                              1.628261   data required time
---------------------------------------------------------------------------------------------
                                              1.628261   data required time
                                             -1.992716   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364455   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.452231    0.168839    1.964021 v i_sram.sram3/DI[18] (CF_SRAM_1024x32)
                                              1.964021   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.546066    1.599482   library hold time
                                              1.599482   data required time
---------------------------------------------------------------------------------------------
                                              1.599482   data required time
                                             -1.964021   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364540   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002691    0.000000    0.000000    1.000000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.000148    0.000074    1.000074 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007415    0.077264    0.562370    1.562444 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.077264    0.000575    1.563019 v input16/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.553744    0.338368    0.334230    1.897249 v input16/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net16 (net)
                      0.367039    0.074998    1.972247 v i_sram.sram2/DI[0] (CF_SRAM_1024x32)
                                              1.972247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.559417    1.607487   library hold time
                                              1.607487   data required time
---------------------------------------------------------------------------------------------
                                              1.607487   data required time
                                             -1.972247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364760   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.511152    0.231046    2.014426 v i_sram.sram4/BEN[2] (CF_SRAM_1024x32)
                                              2.014426   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537004    1.649438   library hold time
                                              1.649438   data required time
---------------------------------------------------------------------------------------------
                                              1.649438   data required time
                                             -2.014426   data arrival time
---------------------------------------------------------------------------------------------
                                              0.364988   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.512121    0.231685    2.015065 v i_sram.sram4/BEN[1] (CF_SRAM_1024x32)
                                              2.015065   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.536923    1.649357   library hold time
                                              1.649357   data required time
---------------------------------------------------------------------------------------------
                                              1.649357   data required time
                                             -2.015065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365709   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.400922    0.126364    2.016197 v i_sram.sram7/DI[10] (CF_SRAM_1024x32)
                                              2.016197   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.553902    1.649998   library hold time
                                              1.649998   data required time
---------------------------------------------------------------------------------------------
                                              1.649998   data required time
                                             -2.016197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366199   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.513289    0.232455    2.015836 v i_sram.sram4/BEN[0] (CF_SRAM_1024x32)
                                              2.015836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.536824    1.649258   library hold time
                                              1.649258   data required time
---------------------------------------------------------------------------------------------
                                              1.649258   data required time
                                             -2.015836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.366577   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.376995    0.073180    1.978653 v i_sram.sram3/DI[3] (CF_SRAM_1024x32)
                                              1.978653   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.557840    1.611256   library hold time
                                              1.611256   data required time
---------------------------------------------------------------------------------------------
                                              1.611256   data required time
                                             -1.978653   data arrival time
---------------------------------------------------------------------------------------------
                                              0.367397   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003029    0.000000    0.000000    1.000000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.000172    0.000086    1.000086 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007253    0.076337    0.561367    1.561453 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.076337    0.000550    1.562003 v input17/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.528678    0.319148    0.327830    1.889833 v input17/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net17 (net)
                      0.397371    0.123075    2.012909 v i_sram.sram6/DI[10] (CF_SRAM_1024x32)
                                              2.012909   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.554488    1.644857   library hold time
                                              1.644857   data required time
---------------------------------------------------------------------------------------------
                                              1.644857   data required time
                                             -2.012909   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368052   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.419998    0.088713    1.996061 v i_sram.sram1/BEN[19] (CF_SRAM_1024x32)
                                              1.996061   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.548310    1.627898   library hold time
                                              1.627898   data required time
---------------------------------------------------------------------------------------------
                                              1.627898   data required time
                                             -1.996061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368163   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.429656    0.100220    1.995805 v i_sram.sram1/BEN[25] (CF_SRAM_1024x32)
                                              1.995805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.547083    1.626671   library hold time
                                              1.626671   data required time
---------------------------------------------------------------------------------------------
                                              1.626671   data required time
                                             -1.995805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369134   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002843    0.000000    0.000000    1.000000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.000158    0.000079    1.000079 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560818    1.560897 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.075850    0.000545    1.561441 v input41/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.574952    0.350897    0.344032    1.905473 v input41/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net41 (net)
                      0.374670    0.070064    1.975537 v i_sram.sram2/DI[3] (CF_SRAM_1024x32)
                                              1.975537   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.558223    1.606292   library hold time
                                              1.606292   data required time
---------------------------------------------------------------------------------------------
                                              1.606292   data required time
                                             -1.975537   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369245   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002333    0.000000    0.000000    1.000000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.000122    0.000061    1.000061 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007759    0.079253    0.564516    1.564577 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.079253    0.000617    1.565194 v input31/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.569409    0.345835    0.329584    1.894779 v input31/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net31 (net)
                      0.378860    0.080835    1.975613 v i_sram.sram2/DI[23] (CF_SRAM_1024x32)
                                              1.975613   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.557567    1.605637   library hold time
                                              1.605637   data required time
---------------------------------------------------------------------------------------------
                                              1.605637   data required time
                                             -1.975613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.369977   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.403423    0.120642    2.020526 v i_sram.sram7/DI[9] (CF_SRAM_1024x32)
                                              2.020526   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.553511    1.649607   library hold time
                                              1.649607   data required time
---------------------------------------------------------------------------------------------
                                              1.649607   data required time
                                             -2.020526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370919   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.422732    0.091850    1.999197 v i_sram.sram1/BEN[20] (CF_SRAM_1024x32)
                                              1.999197   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.547963    1.627550   library hold time
                                              1.627550   data required time
---------------------------------------------------------------------------------------------
                                              1.627550   data required time
                                             -1.999197   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371647   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002394    0.000000    0.000000    1.000000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.000128    0.000064    1.000064 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007174    0.075895    0.560856    1.560920 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.075895    0.000545    1.561466 v input47/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545745    0.331346    0.338419    1.899884 v input47/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net47 (net)
                      0.400083    0.117391    2.017276 v i_sram.sram6/DI[9] (CF_SRAM_1024x32)
                                              2.017276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.554064    1.644433   library hold time
                                              1.644433   data required time
---------------------------------------------------------------------------------------------
                                              1.644433   data required time
                                             -2.017276   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372843   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.405277    0.110672    2.022310 v i_sram.sram7/DI[13] (CF_SRAM_1024x32)
                                              2.022310   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.553221    1.649317   library hold time
                                              1.649317   data required time
---------------------------------------------------------------------------------------------
                                              1.649317   data required time
                                             -2.022310   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372994   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.433155    0.103841    1.999427 v i_sram.sram1/BEN[26] (CF_SRAM_1024x32)
                                              1.999427   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.546639    1.626227   library hold time
                                              1.626227   data required time
---------------------------------------------------------------------------------------------
                                              1.626227   data required time
                                             -1.999427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.373200   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.425326    0.094776    2.002123 v i_sram.sram1/BEN[21] (CF_SRAM_1024x32)
                                              2.002123   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.547633    1.627221   library hold time
                                              1.627221   data required time
---------------------------------------------------------------------------------------------
                                              1.627221   data required time
                                             -2.002123   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374902   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.496184    0.198337    1.993520 v i_sram.sram1/DI[18] (CF_SRAM_1024x32)
                                              1.993520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.538747    1.618335   library hold time
                                              1.618335   data required time
---------------------------------------------------------------------------------------------
                                              1.618335   data required time
                                             -1.993520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.375185   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002724    0.000000    0.000000    1.000000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.000154    0.000077    1.000077 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007177    0.075910    0.560882    1.560959 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net178 (net)
                      0.075910    0.000547    1.561506 v input20/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.568596    0.346217    0.350133    1.911638 v input20/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net20 (net)
                      0.403429    0.108735    2.020373 v i_sram.sram6/DI[13] (CF_SRAM_1024x32)
                                              2.020373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.553540    1.643909   library hold time
                                              1.643909   data required time
---------------------------------------------------------------------------------------------
                                              1.643909   data required time
                                             -2.020373   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376464   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.520598    0.209630    2.008326 v i_sram.sram0/DI[17] (CF_SRAM_1024x32)
                                              2.008326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.535776    1.631614   library hold time
                                              1.631614   data required time
---------------------------------------------------------------------------------------------
                                              1.631614   data required time
                                             -2.008326   data arrival time
---------------------------------------------------------------------------------------------
                                              0.376713   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.437042    0.107939    2.003525 v i_sram.sram1/BEN[27] (CF_SRAM_1024x32)
                                              2.003525   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.546145    1.625733   library hold time
                                              1.625733   data required time
---------------------------------------------------------------------------------------------
                                              1.625733   data required time
                                             -2.003525   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377792   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.427922    0.097659    2.005007 v i_sram.sram1/BEN[22] (CF_SRAM_1024x32)
                                              2.005007   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.547304    1.626891   library hold time
                                              1.626891   data required time
---------------------------------------------------------------------------------------------
                                              1.626891   data required time
                                             -2.005007   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378115   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.444687    0.167578    2.039920 v i_sram.sram4/DI[15] (CF_SRAM_1024x32)
                                              2.039920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546602    1.659036   library hold time
                                              1.659036   data required time
---------------------------------------------------------------------------------------------
                                              1.659036   data required time
                                             -2.039920   data arrival time
---------------------------------------------------------------------------------------------
                                              0.380884   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.430359    0.100329    2.007676 v i_sram.sram1/BEN[23] (CF_SRAM_1024x32)
                                              2.007676   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.546994    1.626582   library hold time
                                              1.626582   data required time
---------------------------------------------------------------------------------------------
                                              1.626582   data required time
                                             -2.007676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381094   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.440205    0.111150    2.006736 v i_sram.sram1/BEN[28] (CF_SRAM_1024x32)
                                              2.006736   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.545744    1.625332   library hold time
                                              1.625332   data required time
---------------------------------------------------------------------------------------------
                                              1.625332   data required time
                                             -2.006736   data arrival time
---------------------------------------------------------------------------------------------
                                              0.381404   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.442779    0.113733    2.009319 v i_sram.sram1/BEN[29] (CF_SRAM_1024x32)
                                              2.009319   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.545417    1.625004   library hold time
                                              1.625004   data required time
---------------------------------------------------------------------------------------------
                                              1.625004   data required time
                                             -2.009319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384314   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.457226    0.166225    2.043227 v i_sram.sram4/DI[8] (CF_SRAM_1024x32)
                                              2.043227   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.544640    1.657074   library hold time
                                              1.657074   data required time
---------------------------------------------------------------------------------------------
                                              1.657074   data required time
                                             -2.043227   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386153   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.445918    0.116850    2.012435 v i_sram.sram1/BEN[30] (CF_SRAM_1024x32)
                                              2.012435   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.545018    1.624606   library hold time
                                              1.624606   data required time
---------------------------------------------------------------------------------------------
                                              1.624606   data required time
                                             -2.012435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387830   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.436064    0.160912    2.033254 v i_sram.sram7/DI[15] (CF_SRAM_1024x32)
                                              2.033254   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.548402    1.644499   library hold time
                                              1.644499   data required time
---------------------------------------------------------------------------------------------
                                              1.644499   data required time
                                             -2.033254   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388755   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.475045    0.184227    1.979409 v i_sram.sram2/DI[18] (CF_SRAM_1024x32)
                                              1.979409   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.542514    1.590584   library hold time
                                              1.590584   data required time
---------------------------------------------------------------------------------------------
                                              1.590584   data required time
                                             -1.979409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388825   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.441603    0.165202    2.037544 v i_sram.sram5/DI[15] (CF_SRAM_1024x32)
                                              2.037544   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.547156    1.648677   library hold time
                                              1.648677   data required time
---------------------------------------------------------------------------------------------
                                              1.648677   data required time
                                             -2.037544   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388867   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.516351    0.206827    2.005524 v i_sram.sram1/DI[17] (CF_SRAM_1024x32)
                                              2.005524   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.536343    1.615931   library hold time
                                              1.615931   data required time
---------------------------------------------------------------------------------------------
                                              1.615931   data required time
                                             -2.005524   data arrival time
---------------------------------------------------------------------------------------------
                                              0.389593   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.452307    0.162291    2.039293 v i_sram.sram5/DI[8] (CF_SRAM_1024x32)
                                              2.039293   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.545480    1.647001   library hold time
                                              1.647001   data required time
---------------------------------------------------------------------------------------------
                                              1.647001   data required time
                                             -2.039293   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392292   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002354    0.000000    0.000000    1.000000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.000121    0.000060    1.000060 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007840    0.079609    0.565025    1.565085 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.079609    0.000621    1.565707 v input22/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.522568    0.296615    0.306635    1.872342 v input22/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net22 (net)
                      0.433776    0.159131    2.031473 v i_sram.sram6/DI[15] (CF_SRAM_1024x32)
                                              2.031473   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548791    1.639160   library hold time
                                              1.639160   data required time
---------------------------------------------------------------------------------------------
                                              1.639160   data required time
                                             -2.031473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.392313   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.426952    0.130655    2.039147 v i_sram.sram7/DI[12] (CF_SRAM_1024x32)
                                              2.039147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.549828    1.645925   library hold time
                                              1.645925   data required time
---------------------------------------------------------------------------------------------
                                              1.645925   data required time
                                             -2.039147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.393222   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.451515    0.122325    2.017910 v i_sram.sram1/BEN[31] (CF_SRAM_1024x32)
                                              2.017910   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.544307    1.623895   library hold time
                                              1.623895   data required time
---------------------------------------------------------------------------------------------
                                              1.623895   data required time
                                             -2.017910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394015   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002646    0.000000    0.000000    1.000000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.000139    0.000070    1.000070 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007620    0.078439    0.563660    1.563729 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.078439    0.000588    1.564318 v input19/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.573372    0.345880    0.344174    1.908492 v input19/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net19 (net)
                      0.422986    0.126893    2.035384 v i_sram.sram6/DI[12] (CF_SRAM_1024x32)
                                              2.035384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.550480    1.640849   library hold time
                                              1.640849   data required time
---------------------------------------------------------------------------------------------
                                              1.640849   data required time
                                             -2.035384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394536   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.468159    0.178782    2.052106 v i_sram.sram4/DI[14] (CF_SRAM_1024x32)
                                              2.052106   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.542929    1.655363   library hold time
                                              1.655363   data required time
---------------------------------------------------------------------------------------------
                                              1.655363   data required time
                                             -2.052106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396743   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.490228    0.189476    1.988173 v i_sram.sram2/DI[17] (CF_SRAM_1024x32)
                                              1.988173   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.540138    1.588208   library hold time
                                              1.588208   data required time
---------------------------------------------------------------------------------------------
                                              1.588208   data required time
                                             -1.988173   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399965   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.458745    0.171593    2.044917 v i_sram.sram7/DI[14] (CF_SRAM_1024x32)
                                              2.044917   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544853    1.640949   library hold time
                                              1.640949   data required time
---------------------------------------------------------------------------------------------
                                              1.640949   data required time
                                             -2.044917   data arrival time
---------------------------------------------------------------------------------------------
                                              0.403968   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.465041    0.176409    2.049733 v i_sram.sram5/DI[14] (CF_SRAM_1024x32)
                                              2.049733   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.543487    1.645009   library hold time
                                              1.645009   data required time
---------------------------------------------------------------------------------------------
                                              1.645009   data required time
                                             -2.049733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404725   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.479143    0.187954    2.042547 v i_sram.sram7/DI[25] (CF_SRAM_1024x32)
                                              2.042547   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.541660    1.637757   library hold time
                                              1.637757   data required time
---------------------------------------------------------------------------------------------
                                              1.637757   data required time
                                             -2.042547   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404791   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002957    0.000000    0.000000    1.000000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.000150    0.000075    1.000075 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007549    0.078036    0.563210    1.563285 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.078036    0.000591    1.563876 v input21/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.545109    0.306546    0.309448    1.873324 v input21/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net21 (net)
                      0.457115    0.170340    2.043664 v i_sram.sram6/DI[14] (CF_SRAM_1024x32)
                                              2.043664   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545138    1.635507   library hold time
                                              1.635507   data required time
---------------------------------------------------------------------------------------------
                                              1.635507   data required time
                                             -2.043664   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408157   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.465062    0.172485    2.049487 v i_sram.sram7/DI[8] (CF_SRAM_1024x32)
                                              2.049487   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.543864    1.639960   library hold time
                                              1.639960   data required time
---------------------------------------------------------------------------------------------
                                              1.639960   data required time
                                             -2.049487   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409527   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.510827    0.203167    2.001864 v i_sram.sram3/DI[17] (CF_SRAM_1024x32)
                                              2.001864   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.537394    1.590810   library hold time
                                              1.590810   data required time
---------------------------------------------------------------------------------------------
                                              1.590810   data required time
                                             -2.001864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.411054   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002907    0.000000    0.000000    1.000000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.000172    0.000086    1.000086 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075849    0.560823    1.560909 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.075849    0.000545    1.561454 v input46/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555835    0.319675    0.315548    1.877002 v input46/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net46 (net)
                      0.462011    0.170098    2.047100 v i_sram.sram6/DI[8] (CF_SRAM_1024x32)
                                              2.047100   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.544372    1.634741   library hold time
                                              1.634741   data required time
---------------------------------------------------------------------------------------------
                                              1.634741   data required time
                                             -2.047100   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412359   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.509328    0.210059    2.064652 v i_sram.sram4/DI[25] (CF_SRAM_1024x32)
                                              2.064652   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.536915    1.649349   library hold time
                                              1.649349   data required time
---------------------------------------------------------------------------------------------
                                              1.649349   data required time
                                             -2.064652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415304   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.493109    0.194246    2.051195 v i_sram.sram7/DI[29] (CF_SRAM_1024x32)
                                              2.051195   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.539475    1.635571   library hold time
                                              1.635571   data required time
---------------------------------------------------------------------------------------------
                                              1.635571   data required time
                                             -2.051195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.415624   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.128260    0.009256    1.555087 v _674_/D (sky130_fd_sc_hd__dfrtp_1)
                                              1.555087   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297    0.839042 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.250000    1.089042   clock uncertainty
                                  0.000000    1.089042   clock reconvergence pessimism
                                  0.043304    1.132346   library hold time
                                              1.132346   data required time
---------------------------------------------------------------------------------------------
                                              1.132346   data required time
                                             -1.555087   data arrival time
---------------------------------------------------------------------------------------------
                                              0.422741   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.513683    0.207606    2.056414 v i_sram.sram7/DI[28] (CF_SRAM_1024x32)
                                              2.056414   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.536885    1.632981   library hold time
                                              1.632981   data required time
---------------------------------------------------------------------------------------------
                                              1.632981   data required time
                                             -2.056414   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423433   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.506146    0.207776    2.062370 v i_sram.sram5/DI[25] (CF_SRAM_1024x32)
                                              2.062370   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537337    1.638858   library hold time
                                              1.638858   data required time
---------------------------------------------------------------------------------------------
                                              1.638858   data required time
                                             -2.062370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423512   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.508486    0.197868    2.073349 v i_sram.sram4/DI[16] (CF_SRAM_1024x32)
                                              2.073349   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.537008    1.649442   library hold time
                                              1.649442   data required time
---------------------------------------------------------------------------------------------
                                              1.649442   data required time
                                             -2.073349   data arrival time
---------------------------------------------------------------------------------------------
                                              0.423907   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.515433    0.198240    2.073045 v i_sram.sram4/DI[4] (CF_SRAM_1024x32)
                                              2.073045   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.536240    1.648674   library hold time
                                              1.648674   data required time
---------------------------------------------------------------------------------------------
                                              1.648674   data required time
                                             -2.073045   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424370   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.522982    0.216114    2.073063 v i_sram.sram4/DI[29] (CF_SRAM_1024x32)
                                              2.073063   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.535406    1.647840   library hold time
                                              1.647840   data required time
---------------------------------------------------------------------------------------------
                                              1.647840   data required time
                                             -2.073063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425223   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.504703    0.200590    2.059899 v i_sram.sram7/DI[24] (CF_SRAM_1024x32)
                                              2.059899   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.537877    1.633973   library hold time
                                              1.633973   data required time
---------------------------------------------------------------------------------------------
                                              1.633973   data required time
                                             -2.059899   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425926   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.526788    0.218961    2.073410 v i_sram.sram4/DI[21] (CF_SRAM_1024x32)
                                              2.073410   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.534986    1.647420   library hold time
                                              1.647420   data required time
---------------------------------------------------------------------------------------------
                                              1.647420   data required time
                                             -2.073410   data arrival time
---------------------------------------------------------------------------------------------
                                              0.425990   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002515    0.000000    0.000000    1.000000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.000136    0.000068    1.000068 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.075737    0.000545    1.561294 v input33/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.542139    0.302092    0.293300    1.854593 v input33/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net33 (net)
                      0.498140    0.201949    2.056543 v i_sram.sram6/DI[25] (CF_SRAM_1024x32)
                                              2.056543   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.538718    1.629087   library hold time
                                              1.629087   data required time
---------------------------------------------------------------------------------------------
                                              1.629087   data required time
                                             -2.056543   data arrival time
---------------------------------------------------------------------------------------------
                                              0.427456   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.521597    0.209547    2.076094 v i_sram.sram4/DI[19] (CF_SRAM_1024x32)
                                              2.076094   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.535559    1.647993   library hold time
                                              1.647993   data required time
---------------------------------------------------------------------------------------------
                                              1.647993   data required time
                                             -2.076094   data arrival time
---------------------------------------------------------------------------------------------
                                              0.428101   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.510861    0.194775    2.069579 v i_sram.sram5/DI[4] (CF_SRAM_1024x32)
                                              2.069579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.536816    1.638337   library hold time
                                              1.638337   data required time
---------------------------------------------------------------------------------------------
                                              1.638337   data required time
                                             -2.069579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431242   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.607542    0.275985    2.053329 v i_sram.sram0/DI[30] (CF_SRAM_1024x32)
                                              2.053329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.526169    1.622006   library hold time
                                              1.622006   data required time
---------------------------------------------------------------------------------------------
                                              1.622006   data required time
                                             -2.053329   data arrival time
---------------------------------------------------------------------------------------------
                                              0.431322   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.530921    0.219693    2.079003 v i_sram.sram4/DI[24] (CF_SRAM_1024x32)
                                              2.079003   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.534529    1.646963   library hold time
                                              1.646963   data required time
---------------------------------------------------------------------------------------------
                                              1.646963   data required time
                                             -2.079003   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432040   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.505426    0.195532    2.071013 v i_sram.sram5/DI[16] (CF_SRAM_1024x32)
                                              2.071013   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537417    1.638938   library hold time
                                              1.638938   data required time
---------------------------------------------------------------------------------------------
                                              1.638938   data required time
                                             -2.071013   data arrival time
---------------------------------------------------------------------------------------------
                                              0.432075   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.509134    0.206360    2.060809 v i_sram.sram6/DI[21] (CF_SRAM_1024x32)
                                              2.060809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.537418    1.627787   library hold time
                                              1.627787   data required time
---------------------------------------------------------------------------------------------
                                              1.627787   data required time
                                             -2.060809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433022   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.500700    0.191963    2.067445 v i_sram.sram7/DI[16] (CF_SRAM_1024x32)
                                              2.067445   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.538319    1.634415   library hold time
                                              1.634415   data required time
---------------------------------------------------------------------------------------------
                                              1.634415   data required time
                                             -2.067445   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433030   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.519797    0.213810    2.070758 v i_sram.sram5/DI[29] (CF_SRAM_1024x32)
                                              2.070758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.535829    1.637350   library hold time
                                              1.637350   data required time
---------------------------------------------------------------------------------------------
                                              1.637350   data required time
                                             -2.070758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433408   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001948    0.000000    0.000000    1.000000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.000100    0.000050    1.000050 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007340    0.076834    0.561894    1.561944 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.076834    0.000557    1.562501 v input23/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.582266    0.329667    0.312981    1.875482 v input23/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net23 (net)
                      0.495699    0.188064    2.063546 v i_sram.sram6/DI[16] (CF_SRAM_1024x32)
                                              2.063546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.539100    1.629469   library hold time
                                              1.629469   data required time
---------------------------------------------------------------------------------------------
                                              1.629469   data required time
                                             -2.063546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434077   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.612006    0.278904    2.056248 v i_sram.sram7/DI[30] (CF_SRAM_1024x32)
                                              2.056248   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.526022    1.622118   library hold time
                                              1.622118   data required time
---------------------------------------------------------------------------------------------
                                              1.622118   data required time
                                             -2.056248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434130   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.523532    0.216650    2.071099 v i_sram.sram5/DI[21] (CF_SRAM_1024x32)
                                              2.071099   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.535416    1.636937   library hold time
                                              1.636937   data required time
---------------------------------------------------------------------------------------------
                                              1.636937   data required time
                                             -2.071099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434162   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.504219    0.196630    2.063177 v i_sram.sram6/DI[19] (CF_SRAM_1024x32)
                                              2.063177   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.537961    1.628330   library hold time
                                              1.628330   data required time
---------------------------------------------------------------------------------------------
                                              1.628330   data required time
                                             -2.063177   data arrival time
---------------------------------------------------------------------------------------------
                                              0.434848   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002504    0.000000    0.000000    1.000000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.000135    0.000068    1.000068 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007147    0.075744    0.560689    1.560757 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.075744    0.000545    1.561301 v input29/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.555166    0.302341    0.293148    1.854449 v input29/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net29 (net)
                      0.518602    0.213141    2.067590 v i_sram.sram7/DI[21] (CF_SRAM_1024x32)
                                              2.067590   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.536341    1.632437   library hold time
                                              1.632437   data required time
---------------------------------------------------------------------------------------------
                                              1.632437   data required time
                                             -2.067590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435152   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.518401    0.207225    2.073772 v i_sram.sram5/DI[19] (CF_SRAM_1024x32)
                                              2.073772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.535983    1.637504   library hold time
                                              1.637504   data required time
---------------------------------------------------------------------------------------------
                                              1.637504   data required time
                                             -2.073772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.436268   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002526    0.000000    0.000000    1.000000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.000136    0.000068    1.000068 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007146    0.075737    0.560681    1.560749 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.075737    0.000545    1.561294 v input26/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.576193    0.321631    0.305253    1.866547 v input26/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net26 (net)
                      0.513498    0.203607    2.070155 v i_sram.sram7/DI[19] (CF_SRAM_1024x32)
                                              2.070155   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.536905    1.633001   library hold time
                                              1.633001   data required time
---------------------------------------------------------------------------------------------
                                              1.633001   data required time
                                             -2.070155   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437153   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002568    0.000000    0.000000    1.000000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.000137    0.000068    1.000068 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007166    0.075850    0.560810    1.560878 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.075850    0.000545    1.561423 v input37/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.556665    0.311232    0.295525    1.856948 v input37/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net37 (net)
                      0.511804    0.207995    2.064943 v i_sram.sram6/DI[29] (CF_SRAM_1024x32)
                                              2.064943   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.537123    1.627492   library hold time
                                              1.627492   data required time
---------------------------------------------------------------------------------------------
                                              1.627492   data required time
                                             -2.064943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437452   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.550774    0.233886    2.082693 v i_sram.sram4/DI[28] (CF_SRAM_1024x32)
                                              2.082693   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.532335    1.644769   library hold time
                                              1.644769   data required time
---------------------------------------------------------------------------------------------
                                              1.644769   data required time
                                             -2.082693   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437924   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.502741    0.169947    2.077295 v i_sram.sram5/BEN[17] (CF_SRAM_1024x32)
                                              2.077295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537785    1.639306   library hold time
                                              1.639306   data required time
---------------------------------------------------------------------------------------------
                                              1.639306   data required time
                                             -2.077295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437989   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.638616    0.296268    2.073612 v i_sram.sram4/DI[30] (CF_SRAM_1024x32)
                                              2.073612   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.522628    1.635062   library hold time
                                              1.635062   data required time
---------------------------------------------------------------------------------------------
                                              1.635062   data required time
                                             -2.073612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.438550   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.562520    0.246445    2.023789 v i_sram.sram3/DI[30] (CF_SRAM_1024x32)
                                              2.023789   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.531683    1.585099   library hold time
                                              1.585099   data required time
---------------------------------------------------------------------------------------------
                                              1.585099   data required time
                                             -2.023789   data arrival time
---------------------------------------------------------------------------------------------
                                              0.438690   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.504505    0.171489    2.078836 v i_sram.sram5/BEN[18] (CF_SRAM_1024x32)
                                              2.078836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537636    1.639157   library hold time
                                              1.639157   data required time
---------------------------------------------------------------------------------------------
                                              1.639157   data required time
                                             -2.078836   data arrival time
---------------------------------------------------------------------------------------------
                                              0.439679   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.527730    0.217391    2.076700 v i_sram.sram5/DI[24] (CF_SRAM_1024x32)
                                              2.076700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534952    1.636473   library hold time
                                              1.636473   data required time
---------------------------------------------------------------------------------------------
                                              1.636473   data required time
                                             -2.076700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440227   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.505738    0.172563    2.079910 v i_sram.sram5/BEN[19] (CF_SRAM_1024x32)
                                              2.079910   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537532    1.639053   library hold time
                                              1.639053   data required time
---------------------------------------------------------------------------------------------
                                              1.639053   data required time
                                             -2.079910   data arrival time
---------------------------------------------------------------------------------------------
                                              0.440857   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.506660    0.173365    2.080712 v i_sram.sram5/BEN[20] (CF_SRAM_1024x32)
                                              2.080712   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537454    1.638975   library hold time
                                              1.638975   data required time
---------------------------------------------------------------------------------------------
                                              1.638975   data required time
                                             -2.080712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.441737   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.537369    0.218954    2.088490 v i_sram.sram4/DI[20] (CF_SRAM_1024x32)
                                              2.088490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.533816    1.646250   library hold time
                                              1.646250   data required time
---------------------------------------------------------------------------------------------
                                              1.646250   data required time
                                             -2.088490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.442240   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.508220    0.174718    2.082066 v i_sram.sram5/BEN[21] (CF_SRAM_1024x32)
                                              2.082066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537323    1.638844   library hold time
                                              1.638844   data required time
---------------------------------------------------------------------------------------------
                                              1.638844   data required time
                                             -2.082066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443222   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001949    0.000000    0.000000    1.000000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.000100    0.000050    1.000050 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007335    0.076804    0.561861    1.561911 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.076804    0.000557    1.562468 v input32/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.564661    0.314597    0.296842    1.859309 v input32/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net32 (net)
                      0.519699    0.211569    2.070878 v i_sram.sram6/DI[24] (CF_SRAM_1024x32)
                                              2.070878   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.536251    1.626619   library hold time
                                              1.626619   data required time
---------------------------------------------------------------------------------------------
                                              1.626619   data required time
                                             -2.070878   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444259   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.509665    0.175968    2.083315 v i_sram.sram5/BEN[22] (CF_SRAM_1024x32)
                                              2.083315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537201    1.638722   library hold time
                                              1.638722   data required time
---------------------------------------------------------------------------------------------
                                              1.638722   data required time
                                             -2.083315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444594   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.603895    0.273597    2.050941 v i_sram.sram1/DI[30] (CF_SRAM_1024x32)
                                              2.050941   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.526670    1.606258   library hold time
                                              1.606258   data required time
---------------------------------------------------------------------------------------------
                                              1.606258   data required time
                                             -2.050941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444683   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.509923    0.176191    2.083538 v i_sram.sram5/BEN[23] (CF_SRAM_1024x32)
                                              2.083538   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.537179    1.638700   library hold time
                                              1.638700   data required time
---------------------------------------------------------------------------------------------
                                              1.638700   data required time
                                             -2.083538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.444838   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.546901    0.231186    2.079994 v i_sram.sram5/DI[28] (CF_SRAM_1024x32)
                                              2.079994   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.532834    1.634355   library hold time
                                              1.634355   data required time
---------------------------------------------------------------------------------------------
                                              1.634355   data required time
                                             -2.079994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445639   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.533408    0.210182    2.076486 v i_sram.sram7/DI[27] (CF_SRAM_1024x32)
                                              2.076486   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.534705    1.630802   library hold time
                                              1.630802   data required time
---------------------------------------------------------------------------------------------
                                              1.630802   data required time
                                             -2.076486   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445685   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.635095    0.293963    2.071307 v i_sram.sram5/DI[30] (CF_SRAM_1024x32)
                                              2.071307   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.523088    1.624609   library hold time
                                              1.624609   data required time
---------------------------------------------------------------------------------------------
                                              1.624609   data required time
                                             -2.071307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446698   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.523435    0.204267    2.079072 v i_sram.sram7/DI[4] (CF_SRAM_1024x32)
                                              2.079072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.535807    1.631904   library hold time
                                              1.631904   data required time
---------------------------------------------------------------------------------------------
                                              1.631904   data required time
                                             -2.079072   data arrival time
---------------------------------------------------------------------------------------------
                                              0.447168   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002181    0.000000    0.000000    1.000000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.000114    0.000057    1.000057 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006969    0.074663    0.559671    1.559728 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.074663    0.000323    1.560051 v input36/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.563332    0.304378    0.288757    1.848808 v input36/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net36 (net)
                      0.536931    0.224134    2.072942 v i_sram.sram6/DI[28] (CF_SRAM_1024x32)
                                              2.072942   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.534347    1.624716   library hold time
                                              1.624716   data required time
---------------------------------------------------------------------------------------------
                                              1.624716   data required time
                                             -2.072942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448226   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.000117    0.000058    1.000058 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007009    0.074890    0.559927    1.559985 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.074890    0.000326    1.560311 v input42/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.598785    0.335155    0.314493    1.874804 v input42/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net42 (net)
                      0.518890    0.200850    2.075654 v i_sram.sram6/DI[4] (CF_SRAM_1024x32)
                                              2.075654   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.536340    1.626709   library hold time
                                              1.626709   data required time
---------------------------------------------------------------------------------------------
                                              1.626709   data required time
                                             -2.075654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448945   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.520170    0.206275    2.075812 v i_sram.sram6/DI[20] (CF_SRAM_1024x32)
                                              2.075812   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.536199    1.626567   library hold time
                                              1.626567   data required time
---------------------------------------------------------------------------------------------
                                              1.626567   data required time
                                             -2.075812   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449244   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.534193    0.216633    2.086169 v i_sram.sram5/DI[20] (CF_SRAM_1024x32)
                                              2.086169   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534238    1.635759   library hold time
                                              1.635759   data required time
---------------------------------------------------------------------------------------------
                                              1.635759   data required time
                                             -2.086169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450410   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.626206    0.288177    2.065521 v i_sram.sram6/DI[30] (CF_SRAM_1024x32)
                                              2.065521   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.524484    1.614853   library hold time
                                              1.614853   data required time
---------------------------------------------------------------------------------------------
                                              1.614853   data required time
                                             -2.065521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.450669   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002539    0.000000    0.000000    1.000000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.000132    0.000066    1.000066 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007475    0.077613    0.562742    1.562808 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net184 (net)
                      0.077613    0.000582    1.563390 v input28/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.584037    0.325172    0.306147    1.869537 v input28/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net28 (net)
                      0.529328    0.213082    2.082619 v i_sram.sram7/DI[20] (CF_SRAM_1024x32)
                                              2.082619   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.535156    1.631253   library hold time
                                              1.631253   data required time
---------------------------------------------------------------------------------------------
                                              1.631253   data required time
                                             -2.082619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.451366   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.645413    0.296494    2.074245 v i_sram.sram0/DI[31] (CF_SRAM_1024x32)
                                              2.074245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.521984    1.617822   library hold time
                                              1.617822   data required time
---------------------------------------------------------------------------------------------
                                              1.617822   data required time
                                             -2.074245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.456423   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.565084    0.233369    2.099673 v i_sram.sram4/DI[27] (CF_SRAM_1024x32)
                                              2.099673   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.530754    1.643188   library hold time
                                              1.643188   data required time
---------------------------------------------------------------------------------------------
                                              1.643188   data required time
                                             -2.099673   data arrival time
---------------------------------------------------------------------------------------------
                                              0.456485   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.536730    0.197369    2.092955 v i_sram.sram5/BEN[25] (CF_SRAM_1024x32)
                                              2.092955   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534916    1.636437   library hold time
                                              1.636437   data required time
---------------------------------------------------------------------------------------------
                                              1.636437   data required time
                                             -2.092955   data arrival time
---------------------------------------------------------------------------------------------
                                              0.456517   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.539472    0.219964    2.087496 v i_sram.sram7/DI[26] (CF_SRAM_1024x32)
                                              2.087496   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.534036    1.630132   library hold time
                                              1.630132   data required time
---------------------------------------------------------------------------------------------
                                              1.630132   data required time
                                             -2.087496   data arrival time
---------------------------------------------------------------------------------------------
                                              0.457364   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.540193    0.200187    2.095773 v i_sram.sram5/BEN[26] (CF_SRAM_1024x32)
                                              2.095773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534624    1.636145   library hold time
                                              1.636145   data required time
---------------------------------------------------------------------------------------------
                                              1.636145   data required time
                                             -2.095773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459628   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.650735    0.299895    2.077646 v i_sram.sram7/DI[31] (CF_SRAM_1024x32)
                                              2.077646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.521743    1.617839   library hold time
                                              1.617839   data required time
---------------------------------------------------------------------------------------------
                                              1.617839   data required time
                                             -2.077646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.459807   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.597034    0.265349    2.043101 v i_sram.sram3/DI[31] (CF_SRAM_1024x32)
                                              2.043101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.527870    1.581286   library hold time
                                              1.581286   data required time
---------------------------------------------------------------------------------------------
                                              1.581286   data required time
                                             -2.043101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.461814   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.543658    0.202993    2.098579 v i_sram.sram5/BEN[27] (CF_SRAM_1024x32)
                                              2.098579   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534332    1.635853   library hold time
                                              1.635853   data required time
---------------------------------------------------------------------------------------------
                                              1.635853   data required time
                                             -2.098579   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462726   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.544701    0.203835    2.099421 v i_sram.sram5/BEN[28] (CF_SRAM_1024x32)
                                              2.099421   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534244    1.635765   library hold time
                                              1.635765   data required time
---------------------------------------------------------------------------------------------
                                              1.635765   data required time
                                             -2.099421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463656   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.545482    0.204465    2.100050 v i_sram.sram5/BEN[29] (CF_SRAM_1024x32)
                                              2.100050   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534178    1.635699   library hold time
                                              1.635699   data required time
---------------------------------------------------------------------------------------------
                                              1.635699   data required time
                                             -2.100050   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464352   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.561724    0.230938    2.097242 v i_sram.sram5/DI[27] (CF_SRAM_1024x32)
                                              2.097242   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.531196    1.632717   library hold time
                                              1.632717   data required time
---------------------------------------------------------------------------------------------
                                              1.632717   data required time
                                             -2.097242   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464525   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.546001    0.204883    2.100469 v i_sram.sram5/BEN[30] (CF_SRAM_1024x32)
                                              2.100469   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534134    1.635655   library hold time
                                              1.635655   data required time
---------------------------------------------------------------------------------------------
                                              1.635655   data required time
                                             -2.100469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.464814   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.546301    0.205125    2.100710 v i_sram.sram5/BEN[31] (CF_SRAM_1024x32)
                                              2.100710   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.534109    1.635630   library hold time
                                              1.635630   data required time
---------------------------------------------------------------------------------------------
                                              1.635630   data required time
                                             -2.100710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.465081   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.569982    0.241689    2.109220 v i_sram.sram4/DI[26] (CF_SRAM_1024x32)
                                              2.109220   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.530212    1.642646   library hold time
                                              1.642646   data required time
---------------------------------------------------------------------------------------------
                                              1.642646   data required time
                                             -2.109220   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466574   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002480    0.000000    0.000000    1.000000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.000135    0.000067    1.000067 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007149    0.075751    0.560697    1.560764 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.075751    0.000545    1.561309 v input35/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605692    0.336822    0.304995    1.866304 v input35/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net35 (net)
                      0.553167    0.224716    2.091020 v i_sram.sram6/DI[27] (CF_SRAM_1024x32)
                                              2.091020   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.532553    1.622922   library hold time
                                              1.622922   data required time
---------------------------------------------------------------------------------------------
                                              1.622922   data required time
                                             -2.091020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468098   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002690    0.000000    0.000000    1.000000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.000145    0.000072    1.000072 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561242    1.561315 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.076237    0.000550    1.561865 v input39/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.541521    0.263316    0.215479    1.777344 v input39/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net39 (net)
                      0.594401    0.267382    2.044726 v i_sram.sram2/DI[30] (CF_SRAM_1024x32)
                                              2.044726   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.528180    1.576250   library hold time
                                              1.576250   data required time
---------------------------------------------------------------------------------------------
                                              1.576250   data required time
                                             -2.044726   data arrival time
---------------------------------------------------------------------------------------------
                                              0.468476   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.641748    0.294116    2.071868 v i_sram.sram1/DI[31] (CF_SRAM_1024x32)
                                              2.071868   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.522488    1.602075   library hold time
                                              1.602075   data required time
---------------------------------------------------------------------------------------------
                                              1.602075   data required time
                                             -2.071868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469793   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.566745    0.239423    2.106954 v i_sram.sram5/DI[26] (CF_SRAM_1024x32)
                                              2.106954   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530641    1.632162   library hold time
                                              1.632162   data required time
---------------------------------------------------------------------------------------------
                                              1.632162   data required time
                                             -2.106954   data arrival time
---------------------------------------------------------------------------------------------
                                              0.474792   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.665697    0.309482    2.087234 v i_sram.sram6/DI[31] (CF_SRAM_1024x32)
                                              2.087234   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.520121    1.610490   library hold time
                                              1.610490   data required time
---------------------------------------------------------------------------------------------
                                              1.610490   data required time
                                             -2.087234   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476744   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003183    0.000000    0.000000    1.000000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.000170    0.000085    1.000085 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007756    0.079212    0.564540    1.564625 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.079212    0.000588    1.565213 v input34/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.585874    0.319791    0.302319    1.867531 v input34/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net34 (net)
                      0.558573    0.233658    2.101190 v i_sram.sram6/DI[26] (CF_SRAM_1024x32)
                                              2.101190   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531956    1.622325   library hold time
                                              1.622325   data required time
---------------------------------------------------------------------------------------------
                                              1.622325   data required time
                                             -2.101190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.478865   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.683215    0.320464    2.115646 v i_sram.sram4/DI[18] (CF_SRAM_1024x32)
                                              2.115646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.517700    1.630134   library hold time
                                              1.630134   data required time
---------------------------------------------------------------------------------------------
                                              1.630134   data required time
                                             -2.115646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.485513   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.679662    0.318176    2.113358 v i_sram.sram5/DI[18] (CF_SRAM_1024x32)
                                              2.113358   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.518164    1.619685   library hold time
                                              1.619685   data required time
---------------------------------------------------------------------------------------------
                                              1.619685   data required time
                                             -2.113358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493674   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.632330    0.288084    2.065835 v i_sram.sram2/DI[31] (CF_SRAM_1024x32)
                                              2.065835   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.523990    1.572060   library hold time
                                              1.572060   data required time
---------------------------------------------------------------------------------------------
                                              1.572060   data required time
                                             -2.065835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493775   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.674258    0.314693    2.109876 v i_sram.sram7/DI[18] (CF_SRAM_1024x32)
                                              2.109876   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.519144    1.615240   library hold time
                                              1.615240   data required time
---------------------------------------------------------------------------------------------
                                              1.615240   data required time
                                             -2.109876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494636   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002752    0.000000    0.000000    1.000000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.000147    0.000074    1.000074 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007235    0.076237    0.561243    1.561317 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net181 (net)
                      0.076237    0.000550    1.561867 v input25/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.557613    0.270675    0.233316    1.795183 v input25/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net25 (net)
                      0.668344    0.310878    2.106060 v i_sram.sram6/DI[18] (CF_SRAM_1024x32)
                                              2.106060   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.519828    1.610197   library hold time
                                              1.610197   data required time
---------------------------------------------------------------------------------------------
                                              1.610197   data required time
                                             -2.106060   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495863   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.716324    0.341802    2.119554 v i_sram.sram5/DI[31] (CF_SRAM_1024x32)
                                              2.119554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.514113    1.615634   library hold time
                                              1.615634   data required time
---------------------------------------------------------------------------------------------
                                              1.615634   data required time
                                             -2.119554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.503920   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002275    0.000000    0.000000    1.000000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.000120    0.000060    1.000060 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007626    0.078479    0.563684    1.563744 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.078479    0.000601    1.564345 v input40/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.551825    0.252114    0.213407    1.777752 v input40/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net40 (net)
                      0.734817    0.353556    2.131308 v i_sram.sram4/DI[31] (CF_SRAM_1024x32)
                                              2.131308   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.511998    1.624432   library hold time
                                              1.624432   data required time
---------------------------------------------------------------------------------------------
                                              1.624432   data required time
                                             -2.131308   data arrival time
---------------------------------------------------------------------------------------------
                                              0.506876   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.720674    0.339950    2.138646 v i_sram.sram4/DI[17] (CF_SRAM_1024x32)
                                              2.138646   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.513561    1.625995   library hold time
                                              1.625995   data required time
---------------------------------------------------------------------------------------------
                                              1.625995   data required time
                                             -2.138646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.512652   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.716948    0.337555    2.136251 v i_sram.sram5/DI[17] (CF_SRAM_1024x32)
                                              2.136251   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.514044    1.615565   library hold time
                                              1.615565   data required time
---------------------------------------------------------------------------------------------
                                              1.615565   data required time
                                             -2.136251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.520686   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.705464    0.330165    2.128861 v i_sram.sram6/DI[17] (CF_SRAM_1024x32)
                                              2.128861   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.515727    1.606096   library hold time
                                              1.606096   data required time
---------------------------------------------------------------------------------------------
                                              1.606096   data required time
                                             -2.128861   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522765   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002779    0.000000    0.000000    1.000000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.000146    0.000073    1.000073 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007668    0.078701    0.563979    1.564052 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.078701    0.000578    1.564630 v input24/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.580941    0.279167    0.234066    1.798697 v input24/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net24 (net)
                      0.713802    0.335532    2.134228 v i_sram.sram7/DI[17] (CF_SRAM_1024x32)
                                              2.134228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.514775    1.610872   library hold time
                                              1.610872   data required time
---------------------------------------------------------------------------------------------
                                              1.610872   data required time
                                             -2.134228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.523356   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.387526    0.065313    1.977039 v i_sram.sram0/AD[3] (CF_SRAM_1024x32)
                                              1.977039   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.326770    1.422608   library hold time
                                              1.422608   data required time
---------------------------------------------------------------------------------------------
                                              1.422608   data required time
                                             -1.977039   data arrival time
---------------------------------------------------------------------------------------------
                                              0.554431   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.401168    0.065829    1.982059 v i_sram.sram0/AD[0] (CF_SRAM_1024x32)
                                              1.982059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.326872    1.422710   library hold time
                                              1.422710   data required time
---------------------------------------------------------------------------------------------
                                              1.422710   data required time
                                             -1.982059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.559349   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.434086    0.089322    1.988248 v i_sram.sram0/AD[6] (CF_SRAM_1024x32)
                                              1.988248   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327119    1.422957   library hold time
                                              1.422957   data required time
---------------------------------------------------------------------------------------------
                                              1.422957   data required time
                                             -1.988248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565291   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.386158    0.063204    1.974930 v i_sram.sram1/AD[3] (CF_SRAM_1024x32)
                                              1.974930   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.326880    1.406467   library hold time
                                              1.406467   data required time
---------------------------------------------------------------------------------------------
                                              1.406467   data required time
                                             -1.974930   data arrival time
---------------------------------------------------------------------------------------------
                                              0.568462   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.413726    0.098833    2.010559 v i_sram.sram4/AD[3] (CF_SRAM_1024x32)
                                              2.010559   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.326836    1.439270   library hold time
                                              1.439270   data required time
---------------------------------------------------------------------------------------------
                                              1.439270   data required time
                                             -2.010559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571288   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.427462    0.082298    1.981224 v i_sram.sram1/AD[6] (CF_SRAM_1024x32)
                                              1.981224   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327189    1.406777   library hold time
                                              1.406777   data required time
---------------------------------------------------------------------------------------------
                                              1.406777   data required time
                                             -1.981224   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574447   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.411109    0.095802    2.007529 v i_sram.sram5/AD[3] (CF_SRAM_1024x32)
                                              2.007529   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.326903    1.428424   library hold time
                                              1.428424   data required time
---------------------------------------------------------------------------------------------
                                              1.428424   data required time
                                             -2.007529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.579104   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.431965    0.105129    2.021358 v i_sram.sram4/AD[0] (CF_SRAM_1024x32)
                                              2.021358   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.326973    1.439407   library hold time
                                              1.439407   data required time
---------------------------------------------------------------------------------------------
                                              1.439407   data required time
                                             -2.021358   data arrival time
---------------------------------------------------------------------------------------------
                                              0.581951   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.407080    0.074370    1.990599 v i_sram.sram1/AD[0] (CF_SRAM_1024x32)
                                              1.990599   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327036    1.406624   library hold time
                                              1.406624   data required time
---------------------------------------------------------------------------------------------
                                              1.406624   data required time
                                             -1.990599   data arrival time
---------------------------------------------------------------------------------------------
                                              0.583975   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.445797    0.089388    2.024009 v i_sram.sram4/AD[8] (CF_SRAM_1024x32)
                                              2.024009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327077    1.439511   library hold time
                                              1.439511   data required time
---------------------------------------------------------------------------------------------
                                              1.439511   data required time
                                             -2.024009   data arrival time
---------------------------------------------------------------------------------------------
                                              0.584498   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.442165    0.075628    2.008434 v i_sram.sram0/AD[1] (CF_SRAM_1024x32)
                                              2.008434   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327180    1.423018   library hold time
                                              1.423018   data required time
---------------------------------------------------------------------------------------------
                                              1.423018   data required time
                                             -2.008434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585416   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.445317    0.076617    2.012482 v i_sram.sram0/AD[2] (CF_SRAM_1024x32)
                                              2.012482   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327204    1.423041   library hold time
                                              1.423041   data required time
---------------------------------------------------------------------------------------------
                                              1.423041   data required time
                                             -2.012482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.589441   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.429611    0.102447    2.018677 v i_sram.sram5/AD[0] (CF_SRAM_1024x32)
                                              2.018677   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327042    1.428563   library hold time
                                              1.428563   data required time
---------------------------------------------------------------------------------------------
                                              1.428563   data required time
                                             -2.018677   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590114   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.438016    0.079336    2.013956 v i_sram.sram0/AD[8] (CF_SRAM_1024x32)
                                              2.013956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327149    1.422986   library hold time
                                              1.422986   data required time
---------------------------------------------------------------------------------------------
                                              1.422986   data required time
                                             -2.013956   data arrival time
---------------------------------------------------------------------------------------------
                                              0.590970   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.429834    0.080045    2.014204 v i_sram.sram0/AD[5] (CF_SRAM_1024x32)
                                              2.014204   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327087    1.422925   library hold time
                                              1.422925   data required time
---------------------------------------------------------------------------------------------
                                              1.422925   data required time
                                             -2.014204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591279   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.443530    0.086547    2.021167 v i_sram.sram5/AD[8] (CF_SRAM_1024x32)
                                              2.021167   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327147    1.428667   library hold time
                                              1.428667   data required time
---------------------------------------------------------------------------------------------
                                              1.428667   data required time
                                             -2.021167   data arrival time
---------------------------------------------------------------------------------------------
                                              0.592500   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.419491    0.105340    2.017066 v i_sram.sram7/AD[3] (CF_SRAM_1024x32)
                                              2.017066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327432    1.423528   library hold time
                                              1.423528   data required time
---------------------------------------------------------------------------------------------
                                              1.423528   data required time
                                             -2.017066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593538   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.416612    0.102117    2.013844 v i_sram.sram6/AD[3] (CF_SRAM_1024x32)
                                              2.013844   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327447    1.417816   library hold time
                                              1.417816   data required time
---------------------------------------------------------------------------------------------
                                              1.417816   data required time
                                             -2.013844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.596027   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.447957    0.103053    2.037213 v i_sram.sram4/AD[5] (CF_SRAM_1024x32)
                                              2.037213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327093    1.439527   library hold time
                                              1.439527   data required time
---------------------------------------------------------------------------------------------
                                              1.439527   data required time
                                             -2.037213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597686   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.427506    0.082346    1.981272 v i_sram.sram3/AD[6] (CF_SRAM_1024x32)
                                              1.981272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327729    1.381145   library hold time
                                              1.381145   data required time
---------------------------------------------------------------------------------------------
                                              1.381145   data required time
                                             -1.981272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600127   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.452211    0.076625    2.023995 ^ i_sram.sram0/R_WB (CF_SRAM_1024x32)
                                              2.023995   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327662    1.423499   library hold time
                                              1.423499   data required time
---------------------------------------------------------------------------------------------
                                              1.423499   data required time
                                             -2.023995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600496   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.424948    0.073112    2.007272 v i_sram.sram1/AD[5] (CF_SRAM_1024x32)
                                              2.007272   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327170    1.406758   library hold time
                                              1.406758   data required time
---------------------------------------------------------------------------------------------
                                              1.406758   data required time
                                             -2.007272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600514   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.423473    0.077848    1.976774 v i_sram.sram2/AD[6] (CF_SRAM_1024x32)
                                              1.976774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327721    1.375791   library hold time
                                              1.375791   data required time
---------------------------------------------------------------------------------------------
                                              1.375791   data required time
                                             -1.976774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600982   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.434238    0.074035    2.008655 v i_sram.sram1/AD[8] (CF_SRAM_1024x32)
                                              2.008655   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327240    1.406828   library hold time
                                              1.406828   data required time
---------------------------------------------------------------------------------------------
                                              1.406828   data required time
                                             -2.008655   data arrival time
---------------------------------------------------------------------------------------------
                                              0.601827   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.444682    0.099126    2.033285 v i_sram.sram5/AD[5] (CF_SRAM_1024x32)
                                              2.033285   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327155    1.428676   library hold time
                                              1.428676   data required time
---------------------------------------------------------------------------------------------
                                              1.428676   data required time
                                             -2.033285   data arrival time
---------------------------------------------------------------------------------------------
                                              0.604609   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.445040    0.079710    2.012515 v i_sram.sram1/AD[1] (CF_SRAM_1024x32)
                                              2.012515   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327321    1.406909   library hold time
                                              1.406909   data required time
---------------------------------------------------------------------------------------------
                                              1.406909   data required time
                                             -2.012515   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605606   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.394500    0.075135    1.986862 v i_sram.sram3/AD[3] (CF_SRAM_1024x32)
                                              1.986862   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327481    1.380897   library hold time
                                              1.380897   data required time
---------------------------------------------------------------------------------------------
                                              1.380897   data required time
                                             -1.986862   data arrival time
---------------------------------------------------------------------------------------------
                                              0.605965   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.446175    0.077858    2.013723 v i_sram.sram1/AD[2] (CF_SRAM_1024x32)
                                              2.013723   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327330    1.406917   library hold time
                                              1.406917   data required time
---------------------------------------------------------------------------------------------
                                              1.406917   data required time
                                             -2.013723   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606805   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.440591    0.114660    2.030889 v i_sram.sram7/AD[0] (CF_SRAM_1024x32)
                                              2.030889   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327590    1.423686   library hold time
                                              1.423686   data required time
---------------------------------------------------------------------------------------------
                                              1.423686   data required time
                                             -2.030889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.607203   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.473453    0.112498    2.048363 v i_sram.sram4/AD[2] (CF_SRAM_1024x32)
                                              2.048363   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327284    1.439718   library hold time
                                              1.439718   data required time
---------------------------------------------------------------------------------------------
                                              1.439718   data required time
                                             -2.048363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608645   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003007    0.000000    0.000000    1.000000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.000172    0.000086    1.000086 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.076328    0.000550    1.561993 v input10/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.605019    0.368297    0.349733    1.911726 v input10/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net10 (net)
                      0.392567    0.072520    1.984246 v i_sram.sram2/AD[3] (CF_SRAM_1024x32)
                                              1.984246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327489    1.375559   library hold time
                                              1.375559   data required time
---------------------------------------------------------------------------------------------
                                              1.375559   data required time
                                             -1.984246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608687   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.474148    0.115822    2.048628 v i_sram.sram4/AD[1] (CF_SRAM_1024x32)
                                              2.048628   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327290    1.439723   library hold time
                                              1.439723   data required time
---------------------------------------------------------------------------------------------
                                              1.439723   data required time
                                             -2.048628   data arrival time
---------------------------------------------------------------------------------------------
                                              0.608905   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.437193    0.110956    2.027185 v i_sram.sram6/AD[0] (CF_SRAM_1024x32)
                                              2.027185   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327602    1.417971   library hold time
                                              1.417971   data required time
---------------------------------------------------------------------------------------------
                                              1.417971   data required time
                                             -2.027185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.609215   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007221    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000404    0.000202    1.000202 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.176894    0.131135    0.174125    1.174327 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.140829    0.027618    1.201946 v _390_/B (sky130_fd_sc_hd__nand2b_4)
    36    0.255035    0.730986    0.530137    1.732083 ^ _390_/Y (sky130_fd_sc_hd__nand2b_4)
                                                         _009_ (net)
                      0.761401    0.117121    1.849204 ^ _397_/B (sky130_fd_sc_hd__nor2_8)
    31    0.221445    0.276883    0.292757    2.141961 v _397_/Y (sky130_fd_sc_hd__nor2_8)
                                                         i_sram.sram_cs[6] (net)
                      0.278008    0.014267    2.156228 v i_sram.sram6/EN (CF_SRAM_1024x32)
                                              2.156228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.454266    1.544635   library hold time
                                              1.544635   data required time
---------------------------------------------------------------------------------------------
                                              1.544635   data required time
                                             -2.156228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.611593   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.476939    0.100598    2.052296 v i_sram.sram4/AD[9] (CF_SRAM_1024x32)
                                              2.052296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327311    1.439744   library hold time
                                              1.439744   data required time
---------------------------------------------------------------------------------------------
                                              1.439744   data required time
                                             -2.052296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.612551   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.465330    0.090782    2.037246 v i_sram.sram0/AD[7] (CF_SRAM_1024x32)
                                              2.037246   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327354    1.423191   library hold time
                                              1.423191   data required time
---------------------------------------------------------------------------------------------
                                              1.423191   data required time
                                             -2.037246   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614055   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.576527    0.231108    2.037569 v i_sram.sram0/AD[4] (CF_SRAM_1024x32)
                                              2.037569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327568    1.423405   library hold time
                                              1.423405   data required time
---------------------------------------------------------------------------------------------
                                              1.423405   data required time
                                             -2.037569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.614163   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.469790    0.108228    2.044093 v i_sram.sram5/AD[2] (CF_SRAM_1024x32)
                                              2.044093   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327343    1.428864   library hold time
                                              1.428864   data required time
---------------------------------------------------------------------------------------------
                                              1.428864   data required time
                                             -2.044093   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615229   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.470411    0.111566    2.044371 v i_sram.sram5/AD[1] (CF_SRAM_1024x32)
                                              2.044371   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327348    1.428869   library hold time
                                              1.428869   data required time
---------------------------------------------------------------------------------------------
                                              1.428869   data required time
                                             -2.044371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.615502   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.468122    0.088947    2.040645 v i_sram.sram0/AD[9] (CF_SRAM_1024x32)
                                              2.040645   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.327375    1.423212   library hold time
                                              1.423212   data required time
---------------------------------------------------------------------------------------------
                                              1.423212   data required time
                                             -2.040645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617432   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.481761    0.111282    2.057746 v i_sram.sram4/AD[7] (CF_SRAM_1024x32)
                                              2.057746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327347    1.439781   library hold time
                                              1.439781   data required time
---------------------------------------------------------------------------------------------
                                              1.439781   data required time
                                             -2.057746   data arrival time
---------------------------------------------------------------------------------------------
                                              0.617965   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.559655    0.219785    2.026245 v i_sram.sram1/AD[4] (CF_SRAM_1024x32)
                                              2.026245   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327698    1.407285   library hold time
                                              1.407285   data required time
---------------------------------------------------------------------------------------------
                                              1.407285   data required time
                                             -2.026245   data arrival time
---------------------------------------------------------------------------------------------
                                              0.618960   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.363130    0.067470    2.256174 v i_sram.sram1/BEN[7] (CF_SRAM_1024x32)
                                              2.256174   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.555532    1.635120   library hold time
                                              1.635120   data required time
---------------------------------------------------------------------------------------------
                                              1.635120   data required time
                                             -2.256174   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621054   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.454891    0.111110    2.045269 v i_sram.sram7/AD[5] (CF_SRAM_1024x32)
                                              2.045269   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327697    1.423793   library hold time
                                              1.423793   data required time
---------------------------------------------------------------------------------------------
                                              1.423793   data required time
                                             -2.045269   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621476   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000148    0.000074    1.000074 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.069864    0.213417    0.230328    1.230402 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.216827    0.021529    1.251930 ^ _386_/A_N (sky130_fd_sc_hd__and3b_2)
     2    0.033047    0.103626    0.308895    1.560825 v _386_/X (sky130_fd_sc_hd__and3b_2)
                                                         _006_ (net)
                      0.103762    0.003326    1.564152 v _393_/B (sky130_fd_sc_hd__nand2_8)
    33    0.252693    0.412739    0.296343    1.860495 ^ _393_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _011_ (net)
                      0.435834    0.075568    1.936063 ^ _394_/A (sky130_fd_sc_hd__inv_12)
    31    0.233366    0.185727    0.170013    2.106076 v _394_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[1] (net)
                      0.212175    0.053671    2.159747 v i_sram.sram1/EN (CF_SRAM_1024x32)
                                              2.159747   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.458542    1.538129   library hold time
                                              1.538129   data required time
---------------------------------------------------------------------------------------------
                                              1.538129   data required time
                                             -2.159747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621618   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.459686    0.083097    2.029561 v i_sram.sram1/AD[7] (CF_SRAM_1024x32)
                                              2.029561   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327431    1.407019   library hold time
                                              1.407019   data required time
---------------------------------------------------------------------------------------------
                                              1.407019   data required time
                                             -2.029561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622542   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.476481    0.100013    2.051711 v i_sram.sram5/AD[9] (CF_SRAM_1024x32)
                                              2.051711   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327394    1.428915   library hold time
                                              1.428915   data required time
---------------------------------------------------------------------------------------------
                                              1.428915   data required time
                                             -2.051711   data arrival time
---------------------------------------------------------------------------------------------
                                              0.622796   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.451566    0.107288    2.041448 v i_sram.sram6/AD[5] (CF_SRAM_1024x32)
                                              2.041448   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327710    1.418079   library hold time
                                              1.418079   data required time
---------------------------------------------------------------------------------------------
                                              1.418079   data required time
                                             -2.041448   data arrival time
---------------------------------------------------------------------------------------------
                                              0.623369   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.477847    0.106603    2.053066 v i_sram.sram5/AD[7] (CF_SRAM_1024x32)
                                              2.053066   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327404    1.428925   library hold time
                                              1.428925   data required time
---------------------------------------------------------------------------------------------
                                              1.428925   data required time
                                             -2.053066   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624142   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.418411    0.089121    2.005351 v i_sram.sram3/AD[0] (CF_SRAM_1024x32)
                                              2.005351   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327661    1.381076   library hold time
                                              1.381076   data required time
---------------------------------------------------------------------------------------------
                                              1.381076   data required time
                                             -2.005351   data arrival time
---------------------------------------------------------------------------------------------
                                              0.624274   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003049    0.000000    0.000000    1.000000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.000178    0.000089    1.000089 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007344    0.076854    0.561945    1.562034 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.076854    0.000555    1.562590 v input7/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.629660    0.382482    0.353640    1.916230 v input7/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net7 (net)
                      0.414769    0.084545    2.000774 v i_sram.sram2/AD[0] (CF_SRAM_1024x32)
                                              2.000774   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327656    1.375726   library hold time
                                              1.375726   data required time
---------------------------------------------------------------------------------------------
                                              1.375726   data required time
                                             -2.000774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625048   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.462122    0.080423    2.032121 v i_sram.sram1/AD[9] (CF_SRAM_1024x32)
                                              2.032121   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327449    1.407037   library hold time
                                              1.407037   data required time
---------------------------------------------------------------------------------------------
                                              1.407037   data required time
                                             -2.032121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.625084   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.488448    0.118880    2.066249 ^ i_sram.sram4/R_WB (CF_SRAM_1024x32)
                                              2.066249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327495    1.439929   library hold time
                                              1.439929   data required time
---------------------------------------------------------------------------------------------
                                              1.439929   data required time
                                             -2.066249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626320   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.367208    0.072472    2.261176 v i_sram.sram1/BEN[6] (CF_SRAM_1024x32)
                                              2.261176   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.555014    1.634602   library hold time
                                              1.634602   data required time
---------------------------------------------------------------------------------------------
                                              1.634602   data required time
                                             -2.261176   data arrival time
---------------------------------------------------------------------------------------------
                                              0.626574   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.478641    0.102757    2.054454 v i_sram.sram7/AD[9] (CF_SRAM_1024x32)
                                              2.054454   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327875    1.423972   library hold time
                                              1.423972   data required time
---------------------------------------------------------------------------------------------
                                              1.423972   data required time
                                             -2.054454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.630483   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.475553    0.098822    2.050520 v i_sram.sram6/AD[9] (CF_SRAM_1024x32)
                                              2.050520   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327890    1.418258   library hold time
                                              1.418258   data required time
---------------------------------------------------------------------------------------------
                                              1.418258   data required time
                                             -2.050520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632261   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.371868    0.077958    2.266661 v i_sram.sram1/BEN[5] (CF_SRAM_1024x32)
                                              2.266661   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.554422    1.634010   library hold time
                                              1.634010   data required time
---------------------------------------------------------------------------------------------
                                              1.634010   data required time
                                             -2.266661   data arrival time
---------------------------------------------------------------------------------------------
                                              0.632651   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.430292    0.080672    2.014832 v i_sram.sram3/AD[5] (CF_SRAM_1024x32)
                                              2.014832   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327750    1.381166   library hold time
                                              1.381166   data required time
---------------------------------------------------------------------------------------------
                                              1.381166   data required time
                                             -2.014832   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633666   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.482270    0.122440    2.058305 v i_sram.sram7/AD[2] (CF_SRAM_1024x32)
                                              2.058305   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327903    1.423999   library hold time
                                              1.423999   data required time
---------------------------------------------------------------------------------------------
                                              1.423999   data required time
                                             -2.058305   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634306   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002759    0.000000    0.000000    1.000000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.000141    0.000071    1.000071 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007644    0.078584    0.563806    1.563877 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.078584    0.000598    1.564475 v input12/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.662760    0.402824    0.369685    1.934160 v input12/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net12 (net)
                      0.427001    0.076090    2.010249 v i_sram.sram2/AD[5] (CF_SRAM_1024x32)
                                              2.010249   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327748    1.375818   library hold time
                                              1.375818   data required time
---------------------------------------------------------------------------------------------
                                              1.375818   data required time
                                             -2.010249   data arrival time
---------------------------------------------------------------------------------------------
                                              0.634432   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.483793    0.126447    2.059253 v i_sram.sram7/AD[1] (CF_SRAM_1024x32)
                                              2.059253   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327914    1.424010   library hold time
                                              1.424010   data required time
---------------------------------------------------------------------------------------------
                                              1.424010   data required time
                                             -2.059253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635243   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.478426    0.118160    2.054025 v i_sram.sram6/AD[2] (CF_SRAM_1024x32)
                                              2.054025   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327911    1.418280   library hold time
                                              1.418280   data required time
---------------------------------------------------------------------------------------------
                                              1.418280   data required time
                                             -2.054025   data arrival time
---------------------------------------------------------------------------------------------
                                              0.635745   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.479569    0.121854    2.054660 v i_sram.sram6/AD[1] (CF_SRAM_1024x32)
                                              2.054660   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327920    1.418289   library hold time
                                              1.418289   data required time
---------------------------------------------------------------------------------------------
                                              1.418289   data required time
                                             -2.054660   data arrival time
---------------------------------------------------------------------------------------------
                                              0.636371   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.488176    0.118729    2.065192 v i_sram.sram7/AD[7] (CF_SRAM_1024x32)
                                              2.065192   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327947    1.424043   library hold time
                                              1.424043   data required time
---------------------------------------------------------------------------------------------
                                              1.424043   data required time
                                             -2.065192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.641149   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.484226    0.114175    2.060638 v i_sram.sram6/AD[7] (CF_SRAM_1024x32)
                                              2.060638   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327955    1.418324   library hold time
                                              1.418324   data required time
---------------------------------------------------------------------------------------------
                                              1.418324   data required time
                                             -2.060638   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642315   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.441887    0.084448    2.019068 v i_sram.sram2/AD[8] (CF_SRAM_1024x32)
                                              2.019068   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327859    1.375929   library hold time
                                              1.375929   data required time
---------------------------------------------------------------------------------------------
                                              1.375929   data required time
                                             -2.019068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.643139   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.455572    0.093685    2.026491 v i_sram.sram3/AD[1] (CF_SRAM_1024x32)
                                              2.026491   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327939    1.381355   library hold time
                                              1.381355   data required time
---------------------------------------------------------------------------------------------
                                              1.381355   data required time
                                             -2.026491   data arrival time
---------------------------------------------------------------------------------------------
                                              0.645136   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.448518    0.092726    2.027347 v i_sram.sram3/AD[8] (CF_SRAM_1024x32)
                                              2.027347   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327886    1.381302   library hold time
                                              1.381302   data required time
---------------------------------------------------------------------------------------------
                                              1.381302   data required time
                                             -2.027347   data arrival time
---------------------------------------------------------------------------------------------
                                              0.646045   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002982    0.000000    0.000000    1.000000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.000171    0.000085    1.000085 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.076328    0.000550    1.561993 v input8/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.690355    0.419390    0.370813    1.932806 v input8/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net8 (net)
                      0.452165    0.089308    2.022114 v i_sram.sram2/AD[1] (CF_SRAM_1024x32)
                                              2.022114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327937    1.376006   library hold time
                                              1.376006   data required time
---------------------------------------------------------------------------------------------
                                              1.376006   data required time
                                             -2.022114   data arrival time
---------------------------------------------------------------------------------------------
                                              0.646108   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.564542    0.223072    2.029533 v i_sram.sram3/AD[4] (CF_SRAM_1024x32)
                                              2.029533   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.328234    1.381650   library hold time
                                              1.381650   data required time
---------------------------------------------------------------------------------------------
                                              1.381650   data required time
                                             -2.029533   data arrival time
---------------------------------------------------------------------------------------------
                                              0.647883   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.456310    0.078218    2.024682 v i_sram.sram2/AD[7] (CF_SRAM_1024x32)
                                              2.024682   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327968    1.376038   library hold time
                                              1.376038   data required time
---------------------------------------------------------------------------------------------
                                              1.376038   data required time
                                             -2.024682   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648644   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.458467    0.094382    2.030247 v i_sram.sram3/AD[2] (CF_SRAM_1024x32)
                                              2.030247   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327961    1.381377   library hold time
                                              1.381377   data required time
---------------------------------------------------------------------------------------------
                                              1.381377   data required time
                                             -2.030247   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648870   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.558124    0.218754    2.025215 v i_sram.sram2/AD[4] (CF_SRAM_1024x32)
                                              2.025215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.328260    1.376330   library hold time
                                              1.376330   data required time
---------------------------------------------------------------------------------------------
                                              1.376330   data required time
                                             -2.025215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648885   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003052    0.000000    0.000000    1.000000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.000172    0.000086    1.000086 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007258    0.076369    0.561401    1.561487 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.076369    0.000551    1.562038 v input14/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.711338    0.432765    0.384425    1.946464 v input14/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net14 (net)
                      0.460278    0.083926    2.030390 v i_sram.sram3/AD[7] (CF_SRAM_1024x32)
                                              2.030390   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.327975    1.381390   library hold time
                                              1.381390   data required time
---------------------------------------------------------------------------------------------
                                              1.381390   data required time
                                             -2.030390   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648999   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.003064    0.000000    0.000000    1.000000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.000174    0.000087    1.000087 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007256    0.076357    0.561391    1.561478 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.076357    0.000550    1.562028 v input9/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.694080    0.422074    0.373837    1.935865 v input9/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net9 (net)
                      0.454937    0.089825    2.025691 v i_sram.sram2/AD[2] (CF_SRAM_1024x32)
                                              2.025691   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.327957    1.376027   library hold time
                                              1.376027   data required time
---------------------------------------------------------------------------------------------
                                              1.376027   data required time
                                             -2.025691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.649664   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.391842    0.107316    2.288373 v i_sram.sram1/BEN[15] (CF_SRAM_1024x32)
                                              2.288373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.551886    1.631473   library hold time
                                              1.631473   data required time
---------------------------------------------------------------------------------------------
                                              1.631473   data required time
                                             -2.288373   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656899   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.466580    0.086816    2.038514 v i_sram.sram3/AD[9] (CF_SRAM_1024x32)
                                              2.038514   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.328022    1.381438   library hold time
                                              1.381438   data required time
---------------------------------------------------------------------------------------------
                                              1.381438   data required time
                                             -2.038514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657076   slack (MET)


Startpoint: wbs_adr_i[11] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.001929    0.000000    0.000000    1.000000 v wbs_adr_i[11] (in)
                                                         wbs_adr_i[11] (net)
                      0.000099    0.000050    1.000050 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007054    0.075142    0.560205    1.560254 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.075142    0.000329    1.560584 v input3/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.719865    0.437485    0.391114    1.951698 v input3/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net3 (net)
                      0.463405    0.082312    2.034010 v i_sram.sram2/AD[9] (CF_SRAM_1024x32)
                                              2.034010   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.328021    1.376091   library hold time
                                              1.376091   data required time
---------------------------------------------------------------------------------------------
                                              1.376091   data required time
                                             -2.034010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.657919   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.392846    0.108302    2.289359 v i_sram.sram1/BEN[14] (CF_SRAM_1024x32)
                                              2.289359   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.551758    1.631346   library hold time
                                              1.631346   data required time
---------------------------------------------------------------------------------------------
                                              1.631346   data required time
                                             -2.289359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.658013   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394495    0.109914    2.290970 v i_sram.sram1/BEN[13] (CF_SRAM_1024x32)
                                              2.290970   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.551549    1.631137   library hold time
                                              1.631137   data required time
---------------------------------------------------------------------------------------------
                                              1.631137   data required time
                                             -2.290970   data arrival time
---------------------------------------------------------------------------------------------
                                              0.659834   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160694    0.022552    1.235203 v _379_/A (sky130_fd_sc_hd__and3_4)
    11    0.186622    0.232347    0.323405    1.558609 v _379_/X (sky130_fd_sc_hd__and3_4)
                                                         _001_ (net)
                      0.264400    0.065514    1.624123 v _382_/A (sky130_fd_sc_hd__nand2_8)
    33    0.239826    0.394370    0.343157    1.967280 ^ _382_/Y (sky130_fd_sc_hd__nand2_8)
                                                         _004_ (net)
                      0.404485    0.050893    2.018173 ^ _383_/A (sky130_fd_sc_hd__inv_12)
    24    0.232107    0.178422    0.165084    2.183257 v _383_/Y (sky130_fd_sc_hd__inv_12)
                                                         i_sram.sram_cs[5] (net)
                      0.202409    0.050102    2.233359 v i_sram.sram5/EN (CF_SRAM_1024x32)
                                              2.233359   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.460598    1.562119   library hold time
                                              1.562119   data required time
---------------------------------------------------------------------------------------------
                                              1.562119   data required time
                                             -2.233359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.671240   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.516193    0.163134    2.097754 v i_sram.sram7/AD[8] (CF_SRAM_1024x32)
                                              2.097754   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.328026    1.424122   library hold time
                                              1.424122   data required time
---------------------------------------------------------------------------------------------
                                              1.424122   data required time
                                             -2.097754   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673632   slack (MET)


Startpoint: wbs_adr_i[10] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002388    0.000000    0.000000    1.000000 v wbs_adr_i[10] (in)
                                                         wbs_adr_i[10] (net)
                      0.000126    0.000063    1.000063 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007669    0.078728    0.563952    1.564015 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.078728    0.000607    1.564622 v input2/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.683733    0.411865    0.369998    1.934620 v input2/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net2 (net)
                      0.511664    0.158894    2.093514 v i_sram.sram6/AD[8] (CF_SRAM_1024x32)
                                              2.093514   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.328066    1.418435   library hold time
                                              1.418435   data required time
---------------------------------------------------------------------------------------------
                                              1.418435   data required time
                                             -2.093514   data arrival time
---------------------------------------------------------------------------------------------
                                              0.675079   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.606615    0.235260    2.134185 v i_sram.sram4/AD[6] (CF_SRAM_1024x32)
                                              2.134185   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327419    1.439853   library hold time
                                              1.439853   data required time
---------------------------------------------------------------------------------------------
                                              1.439853   data required time
                                             -2.134185   data arrival time
---------------------------------------------------------------------------------------------
                                              0.694332   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.600580    0.230603    2.129529 v i_sram.sram5/AD[6] (CF_SRAM_1024x32)
                                              2.129529   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327510    1.429031   library hold time
                                              1.429031   data required time
---------------------------------------------------------------------------------------------
                                              1.429031   data required time
                                             -2.129529   data arrival time
---------------------------------------------------------------------------------------------
                                              0.700498   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.548239    0.175993    2.123363 ^ i_sram.sram1/R_WB (CF_SRAM_1024x32)
                                              2.123363   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.327830    1.407418   library hold time
                                              1.407418   data required time
---------------------------------------------------------------------------------------------
                                              1.407418   data required time
                                             -2.123363   data arrival time
---------------------------------------------------------------------------------------------
                                              0.715946   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.575795    0.199883    2.147253 ^ i_sram.sram5/R_WB (CF_SRAM_1024x32)
                                              2.147253   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327722    1.429242   library hold time
                                              1.429242   data required time
---------------------------------------------------------------------------------------------
                                              1.429242   data required time
                                             -2.147253   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718011   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.617317    0.243289    2.142215 v i_sram.sram7/AD[6] (CF_SRAM_1024x32)
                                              2.142215   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327965    1.424061   library hold time
                                              1.424061   data required time
---------------------------------------------------------------------------------------------
                                              1.424061   data required time
                                             -2.142215   data arrival time
---------------------------------------------------------------------------------------------
                                              0.718154   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002969    0.000000    0.000000    1.000000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.000170    0.000085    1.000085 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561442 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.076328    0.000550    1.561992 v input13/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.706230    0.394072    0.336934    1.898926 v input13/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net13 (net)
                      0.611304    0.238795    2.137721 v i_sram.sram6/AD[6] (CF_SRAM_1024x32)
                                              2.137721   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.328006    1.418375   library hold time
                                              1.418375   data required time
---------------------------------------------------------------------------------------------
                                              1.418375   data required time
                                             -2.137721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.719346   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.426048    0.132485    2.321188 v i_sram.sram2/BEN[4] (CF_SRAM_1024x32)
                                              2.321188   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.548000    1.596070   library hold time
                                              1.596070   data required time
---------------------------------------------------------------------------------------------
                                              1.596070   data required time
                                             -2.321188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725118   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.427595    0.140409    2.321466 v i_sram.sram2/BEN[15] (CF_SRAM_1024x32)
                                              2.321466   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547804    1.595874   library hold time
                                              1.595874   data required time
---------------------------------------------------------------------------------------------
                                              1.595874   data required time
                                             -2.321466   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725592   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.427002    0.133354    2.322057 v i_sram.sram2/BEN[3] (CF_SRAM_1024x32)
                                              2.322057   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547879    1.595949   library hold time
                                              1.595949   data required time
---------------------------------------------------------------------------------------------
                                              1.595949   data required time
                                             -2.322057   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726108   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.427825    0.134103    2.322806 v i_sram.sram2/BEN[5] (CF_SRAM_1024x32)
                                              2.322806   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547775    1.595845   library hold time
                                              1.595845   data required time
---------------------------------------------------------------------------------------------
                                              1.595845   data required time
                                             -2.322806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726961   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.427855    0.134130    2.322833 v i_sram.sram2/BEN[2] (CF_SRAM_1024x32)
                                              2.322833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547771    1.595841   library hold time
                                              1.595841   data required time
---------------------------------------------------------------------------------------------
                                              1.595841   data required time
                                             -2.322833   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726992   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.428324    0.134555    2.323258 v i_sram.sram2/BEN[1] (CF_SRAM_1024x32)
                                              2.323258   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547711    1.595781   library hold time
                                              1.595781   data required time
---------------------------------------------------------------------------------------------
                                              1.595781   data required time
                                             -2.323258   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727476   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.428590    0.134796    2.323499 v i_sram.sram2/BEN[0] (CF_SRAM_1024x32)
                                              2.323499   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547677    1.595747   library hold time
                                              1.595747   data required time
---------------------------------------------------------------------------------------------
                                              1.595747   data required time
                                             -2.323499   data arrival time
---------------------------------------------------------------------------------------------
                                              0.727752   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.429295    0.135433    2.324136 v i_sram.sram2/BEN[6] (CF_SRAM_1024x32)
                                              2.324136   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547588    1.595658   library hold time
                                              1.595658   data required time
---------------------------------------------------------------------------------------------
                                              1.595658   data required time
                                             -2.324136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728478   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.429565    0.135677    2.324380 v i_sram.sram2/BEN[7] (CF_SRAM_1024x32)
                                              2.324380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547554    1.595624   library hold time
                                              1.595624   data required time
---------------------------------------------------------------------------------------------
                                              1.595624   data required time
                                             -2.324380   data arrival time
---------------------------------------------------------------------------------------------
                                              0.728756   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.431465    0.143774    2.324831 v i_sram.sram2/BEN[14] (CF_SRAM_1024x32)
                                              2.324831   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.547312    1.595382   library hold time
                                              1.595382   data required time
---------------------------------------------------------------------------------------------
                                              1.595382   data required time
                                             -2.324831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.729448   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.778964    0.364379    2.170839 v i_sram.sram4/AD[4] (CF_SRAM_1024x32)
                                              2.170839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.327316    1.439750   library hold time
                                              1.439750   data required time
---------------------------------------------------------------------------------------------
                                              1.439750   data required time
                                             -2.170839   data arrival time
---------------------------------------------------------------------------------------------
                                              0.731089   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.588325    0.210403    2.157773 ^ i_sram.sram7/R_WB (CF_SRAM_1024x32)
                                              2.157773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.328212    1.424308   library hold time
                                              1.424308   data required time
---------------------------------------------------------------------------------------------
                                              1.424308   data required time
                                             -2.157773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733465   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.441084    0.152090    2.333147 v i_sram.sram3/BEN[15] (CF_SRAM_1024x32)
                                              2.333147   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.546072    1.599488   library hold time
                                              1.599488   data required time
---------------------------------------------------------------------------------------------
                                              1.599488   data required time
                                             -2.333147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733659   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.435968    0.147704    2.328760 v i_sram.sram2/BEN[13] (CF_SRAM_1024x32)
                                              2.328760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546740    1.594811   library hold time
                                              1.594811   data required time
---------------------------------------------------------------------------------------------
                                              1.594811   data required time
                                             -2.328760   data arrival time
---------------------------------------------------------------------------------------------
                                              0.733950   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.437181    0.148748    2.329805 v i_sram.sram2/BEN[12] (CF_SRAM_1024x32)
                                              2.329805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546586    1.594656   library hold time
                                              1.594656   data required time
---------------------------------------------------------------------------------------------
                                              1.594656   data required time
                                             -2.329805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735148   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.442770    0.153525    2.334582 v i_sram.sram3/BEN[14] (CF_SRAM_1024x32)
                                              2.334582   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545858    1.599274   library hold time
                                              1.599274   data required time
---------------------------------------------------------------------------------------------
                                              1.599274   data required time
                                             -2.334582   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735308   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.584382    0.207113    2.154483 ^ i_sram.sram6/R_WB (CF_SRAM_1024x32)
                                              2.154483   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.328242    1.418611   library hold time
                                              1.418611   data required time
---------------------------------------------------------------------------------------------
                                              1.418611   data required time
                                             -2.154483   data arrival time
---------------------------------------------------------------------------------------------
                                              0.735872   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.438350    0.149752    2.330809 v i_sram.sram2/BEN[11] (CF_SRAM_1024x32)
                                              2.330809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546438    1.594508   library hold time
                                              1.594508   data required time
---------------------------------------------------------------------------------------------
                                              1.594508   data required time
                                             -2.330809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736301   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.444447    0.154948    2.336004 v i_sram.sram3/BEN[13] (CF_SRAM_1024x32)
                                              2.336004   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545645    1.599061   library hold time
                                              1.599061   data required time
---------------------------------------------------------------------------------------------
                                              1.599061   data required time
                                             -2.336004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.736943   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.439153    0.150441    2.331497 v i_sram.sram2/BEN[10] (CF_SRAM_1024x32)
                                              2.331497   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546336    1.594406   library hold time
                                              1.594406   data required time
---------------------------------------------------------------------------------------------
                                              1.594406   data required time
                                             -2.331497   data arrival time
---------------------------------------------------------------------------------------------
                                              0.737091   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.440234    0.151365    2.332422 v i_sram.sram2/BEN[9] (CF_SRAM_1024x32)
                                              2.332422   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546199    1.594269   library hold time
                                              1.594269   data required time
---------------------------------------------------------------------------------------------
                                              1.594269   data required time
                                             -2.332422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738153   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.445815    0.156105    2.337162 v i_sram.sram3/BEN[12] (CF_SRAM_1024x32)
                                              2.337162   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545471    1.598887   library hold time
                                              1.598887   data required time
---------------------------------------------------------------------------------------------
                                              1.598887   data required time
                                             -2.337162   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738275   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.773991    0.361152    2.167613 v i_sram.sram5/AD[4] (CF_SRAM_1024x32)
                                              2.167613   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.327406    1.428927   library hold time
                                              1.428927   data required time
---------------------------------------------------------------------------------------------
                                              1.428927   data required time
                                             -2.167613   data arrival time
---------------------------------------------------------------------------------------------
                                              0.738686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.441114    0.152116    2.333172 v i_sram.sram2/BEN[8] (CF_SRAM_1024x32)
                                              2.333172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.546087    1.594157   library hold time
                                              1.594157   data required time
---------------------------------------------------------------------------------------------
                                              1.594157   data required time
                                             -2.333172   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739016   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.446897    0.157018    2.338074 v i_sram.sram3/BEN[11] (CF_SRAM_1024x32)
                                              2.338074   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545334    1.598750   library hold time
                                              1.598750   data required time
---------------------------------------------------------------------------------------------
                                              1.598750   data required time
                                             -2.338074   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739325   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.445547    0.149816    2.338519 v i_sram.sram3/BEN[5] (CF_SRAM_1024x32)
                                              2.338519   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545505    1.598921   library hold time
                                              1.598921   data required time
---------------------------------------------------------------------------------------------
                                              1.598921   data required time
                                             -2.338519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739598   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.447694    0.157689    2.338745 v i_sram.sram3/BEN[10] (CF_SRAM_1024x32)
                                              2.338745   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545233    1.598649   library hold time
                                              1.598649   data required time
---------------------------------------------------------------------------------------------
                                              1.598649   data required time
                                             -2.338745   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740097   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.446054    0.150256    2.338959 v i_sram.sram3/BEN[6] (CF_SRAM_1024x32)
                                              2.338959   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545441    1.598857   library hold time
                                              1.598857   data required time
---------------------------------------------------------------------------------------------
                                              1.598857   data required time
                                             -2.338959   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740102   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.446247    0.150423    2.339126 v i_sram.sram3/BEN[7] (CF_SRAM_1024x32)
                                              2.339126   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545417    1.598832   library hold time
                                              1.598832   data required time
---------------------------------------------------------------------------------------------
                                              1.598832   data required time
                                             -2.339126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740293   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.448226    0.158136    2.339193 v i_sram.sram3/BEN[9] (CF_SRAM_1024x32)
                                              2.339193   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545165    1.598581   library hold time
                                              1.598581   data required time
---------------------------------------------------------------------------------------------
                                              1.598581   data required time
                                             -2.339193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740612   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.446666    0.150786    2.339489 v i_sram.sram3/BEN[4] (CF_SRAM_1024x32)
                                              2.339489   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545363    1.598779   library hold time
                                              1.598779   data required time
---------------------------------------------------------------------------------------------
                                              1.598779   data required time
                                             -2.339489   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740710   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.448504    0.158370    2.339427 v i_sram.sram3/BEN[8] (CF_SRAM_1024x32)
                                              2.339427   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545130    1.598546   library hold time
                                              1.598546   data required time
---------------------------------------------------------------------------------------------
                                              1.598546   data required time
                                             -2.339427   data arrival time
---------------------------------------------------------------------------------------------
                                              0.740881   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.447645    0.151633    2.340336 v i_sram.sram3/BEN[3] (CF_SRAM_1024x32)
                                              2.340336   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545239    1.598655   library hold time
                                              1.598655   data required time
---------------------------------------------------------------------------------------------
                                              1.598655   data required time
                                             -2.340336   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741681   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.448494    0.152367    2.341070 v i_sram.sram3/BEN[2] (CF_SRAM_1024x32)
                                              2.341070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545131    1.598547   library hold time
                                              1.598547   data required time
---------------------------------------------------------------------------------------------
                                              1.598547   data required time
                                             -2.341070   data arrival time
---------------------------------------------------------------------------------------------
                                              0.742523   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.449072    0.152866    2.341569 v i_sram.sram3/BEN[1] (CF_SRAM_1024x32)
                                              2.341569   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545058    1.598473   library hold time
                                              1.598473   data required time
---------------------------------------------------------------------------------------------
                                              1.598473   data required time
                                             -2.341569   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743095   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.449362    0.153115    2.341818 v i_sram.sram3/BEN[0] (CF_SRAM_1024x32)
                                              2.341818   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.545021    1.598437   library hold time
                                              1.598437   data required time
---------------------------------------------------------------------------------------------
                                              1.598437   data required time
                                             -2.341818   data arrival time
---------------------------------------------------------------------------------------------
                                              0.743381   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.007221    0.000000    0.000000    1.000000 v wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000404    0.000202    1.000202 v input5/A (sky130_fd_sc_hd__buf_8)
     7    0.176894    0.131135    0.174125    1.174327 v input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.138139    0.023628    1.197955 v _423_/B (sky130_fd_sc_hd__and3_4)
     2    0.039651    0.071967    0.252291    1.450247 v _423_/X (sky130_fd_sc_hd__and3_4)
                                                         i_sram.sram_cs[7] (net)
                      0.073654    0.008508    1.458754 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070319    0.341248    0.832586    2.291340 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.341665    0.010608    2.301948 v i_sram.sram7/EN (CF_SRAM_1024x32)
                                              2.301948   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.454737    1.550833   library hold time
                                              1.550833   data required time
---------------------------------------------------------------------------------------------
                                              1.550833   data required time
                                             -2.301948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.751115   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.790138    0.371624    2.178084 v i_sram.sram7/AD[4] (CF_SRAM_1024x32)
                                              2.178084   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.327861    1.423958   library hold time
                                              1.423958   data required time
---------------------------------------------------------------------------------------------
                                              1.423958   data required time
                                             -2.178084   data arrival time
---------------------------------------------------------------------------------------------
                                              0.754127   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002465    0.000000    0.000000    1.000000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.000131    0.000066    1.000065 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007191    0.075992    0.560964    1.561029 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.075992    0.000547    1.561577 v input11/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.653126    0.318793    0.244884    1.806460 v input11/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net11 (net)
                      0.785302    0.368489    2.174950 v i_sram.sram6/AD[4] (CF_SRAM_1024x32)
                                              2.174950   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.327902    1.418271   library hold time
                                              1.418271   data required time
---------------------------------------------------------------------------------------------
                                              1.418271   data required time
                                             -2.174950   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756679   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.567703    0.192983    2.140353 ^ i_sram.sram3/R_WB (CF_SRAM_1024x32)
                                              2.140353   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.328408    1.381824   library hold time
                                              1.381824   data required time
---------------------------------------------------------------------------------------------
                                              1.381824   data required time
                                             -2.140353   data arrival time
---------------------------------------------------------------------------------------------
                                              0.758529   slack (MET)


Startpoint: wbs_we_i (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002315    0.000000    0.000000    1.000000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.000119    0.000060    1.000060 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.049917    0.525447    1.525507 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.049917    0.000098    1.525605 v input53/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039988    0.090611    0.191616    1.717221 v input53/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net53 (net)
                      0.090768    0.003328    1.720549 v _376_/A (sky130_fd_sc_hd__clkinv_16)
    21    0.689731    0.428680    0.226821    1.947370 ^ _376_/Y (sky130_fd_sc_hd__clkinv_16)
                                                         i_ram_wb_controller.R_WB (net)
                      0.562441    0.188439    2.135809 ^ i_sram.sram2/R_WB (CF_SRAM_1024x32)
                                              2.135809   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.328420    1.376490   library hold time
                                              1.376490   data required time
---------------------------------------------------------------------------------------------
                                              1.376490   data required time
                                             -2.135809   data arrival time
---------------------------------------------------------------------------------------------
                                              0.759319   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007882    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000442    0.000221    1.000221 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.179368    0.287943    0.241646    1.241867 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.292396    0.028707    1.270574 ^ _384_/B (sky130_fd_sc_hd__or3_4)
    33    0.290426    0.828507    0.652182    1.922756 ^ _384_/X (sky130_fd_sc_hd__or3_4)
                                                         _005_ (net)
                      0.843350    0.090315    2.013071 ^ _385_/A (sky130_fd_sc_hd__inv_16)
    33    0.352269    0.317600    0.232129    2.245201 v _385_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[4] (net)
                      0.372852    0.101901    2.347101 v i_sram.sram4/EN (CF_SRAM_1024x32)
                                              2.347101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.461688    1.574122   library hold time
                                              1.574122   data required time
---------------------------------------------------------------------------------------------
                                              1.574122   data required time
                                             -2.347101   data arrival time
---------------------------------------------------------------------------------------------
                                              0.772979   slack (MET)


Startpoint: wbs_adr_i[13] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram0 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.007882    0.000000    0.000000    1.000000 ^ wbs_adr_i[13] (in)
                                                         wbs_adr_i[13] (net)
                      0.000442    0.000221    1.000221 ^ input5/A (sky130_fd_sc_hd__buf_8)
     7    0.179368    0.287943    0.241646    1.241867 ^ input5/X (sky130_fd_sc_hd__buf_8)
                                                         net5 (net)
                      0.289722    0.018554    1.260422 ^ _395_/B (sky130_fd_sc_hd__or3_4)
    33    0.312139    0.893539    0.728578    1.989000 ^ _395_/X (sky130_fd_sc_hd__or3_4)
                                                         _012_ (net)
                      0.903927    0.078443    2.067442 ^ _396_/A (sky130_fd_sc_hd__inv_16)
    33    0.283899    0.279621    0.214271    2.281713 v _396_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[0] (net)
                      0.315003    0.076794    2.358507 v i_sram.sram0/EN (CF_SRAM_1024x32)
                                              2.358507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.743498    0.155092    0.845838 ^ i_sram.sram0/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.095838   clock uncertainty
                                  0.000000    1.095838   clock reconvergence pessimism
                                  0.460048    1.555885   library hold time
                                              1.555885   data required time
---------------------------------------------------------------------------------------------
                                              1.555885   data required time
                                             -2.358507   data arrival time
---------------------------------------------------------------------------------------------
                                              0.802622   slack (MET)


Startpoint: wbs_adr_i[14] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 ^ input external delay
     1    0.002794    0.000000    0.000000    1.000000 ^ wbs_adr_i[14] (in)
                                                         wbs_adr_i[14] (net)
                      0.000148    0.000074    1.000074 ^ input6/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.069864    0.213417    0.230328    1.230402 ^ input6/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net6 (net)
                      0.216550    0.020667    1.251069 ^ _387_/A_N (sky130_fd_sc_hd__nand2b_1)
     2    0.016658    0.176371    0.232271    1.483339 ^ _387_/Y (sky130_fd_sc_hd__nand2b_1)
                                                         _007_ (net)
                      0.176391    0.001536    1.484875 ^ _391_/A (sky130_fd_sc_hd__or2_4)
    33    0.231944    0.687790    0.544538    2.029414 ^ _391_/X (sky130_fd_sc_hd__or2_4)
                                                         _010_ (net)
                      0.692425    0.047633    2.077046 ^ _392_/A (sky130_fd_sc_hd__inv_16)
    31    0.267387    0.232125    0.177429    2.254475 v _392_/Y (sky130_fd_sc_hd__inv_16)
                                                         i_sram.sram_cs[2] (net)
                      0.326415    0.114696    2.369171 v i_sram.sram2/EN (CF_SRAM_1024x32)
                                              2.369171   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.451466    1.499536   library hold time
                                              1.499536   data required time
---------------------------------------------------------------------------------------------
                                              1.499536   data required time
                                             -2.369171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.869635   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.295127    0.049446    2.489457 v i_sram.sram2/BEN[16] (CF_SRAM_1024x32)
                                              2.489457   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.565141    1.613211   library hold time
                                              1.613211   data required time
---------------------------------------------------------------------------------------------
                                              1.613211   data required time
                                             -2.489457   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876246   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.296851    0.052071    2.492082 v i_sram.sram2/BEN[17] (CF_SRAM_1024x32)
                                              2.492082   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564740    1.612810   library hold time
                                              1.612810   data required time
---------------------------------------------------------------------------------------------
                                              1.612810   data required time
                                             -2.492082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.879272   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.298913    0.055048    2.495059 v i_sram.sram2/BEN[18] (CF_SRAM_1024x32)
                                              2.495059   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564261    1.612331   library hold time
                                              1.612331   data required time
---------------------------------------------------------------------------------------------
                                              1.612331   data required time
                                             -2.495059   data arrival time
---------------------------------------------------------------------------------------------
                                              0.882728   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.301404    0.058451    2.498462 v i_sram.sram2/BEN[19] (CF_SRAM_1024x32)
                                              2.498462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563830    1.611900   library hold time
                                              1.611900   data required time
---------------------------------------------------------------------------------------------
                                              1.611900   data required time
                                             -2.498462   data arrival time
---------------------------------------------------------------------------------------------
                                              0.886562   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.301973    0.059202    2.499213 v i_sram.sram2/BEN[20] (CF_SRAM_1024x32)
                                              2.499213   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563758    1.611828   library hold time
                                              1.611828   data required time
---------------------------------------------------------------------------------------------
                                              1.611828   data required time
                                             -2.499213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887385   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.296945    0.050016    2.500315 v i_sram.sram2/BEN[24] (CF_SRAM_1024x32)
                                              2.500315   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564718    1.612788   library hold time
                                              1.612788   data required time
---------------------------------------------------------------------------------------------
                                              1.612788   data required time
                                             -2.500315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.887527   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.302481    0.059864    2.499876 v i_sram.sram2/BEN[21] (CF_SRAM_1024x32)
                                              2.499876   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563693    1.611763   library hold time
                                              1.611763   data required time
---------------------------------------------------------------------------------------------
                                              1.611763   data required time
                                             -2.499876   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888112   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.302818    0.060301    2.500312 v i_sram.sram2/BEN[22] (CF_SRAM_1024x32)
                                              2.500312   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563650    1.611720   library hold time
                                              1.611720   data required time
---------------------------------------------------------------------------------------------
                                              1.611720   data required time
                                             -2.500312   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888591   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.306780    0.065284    2.505295 v i_sram.sram3/BEN[16] (CF_SRAM_1024x32)
                                              2.505295   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.563129    1.616544   library hold time
                                              1.616544   data required time
---------------------------------------------------------------------------------------------
                                              1.616544   data required time
                                             -2.505295   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888751   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.306844    0.065362    2.505373 v i_sram.sram3/BEN[17] (CF_SRAM_1024x32)
                                              2.505373   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.563121    1.616536   library hold time
                                              1.616536   data required time
---------------------------------------------------------------------------------------------
                                              1.616536   data required time
                                             -2.505373   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888837   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.303006    0.060543    2.500554 v i_sram.sram2/BEN[23] (CF_SRAM_1024x32)
                                              2.500554   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563627    1.611697   library hold time
                                              1.611697   data required time
---------------------------------------------------------------------------------------------
                                              1.611697   data required time
                                             -2.500554   data arrival time
---------------------------------------------------------------------------------------------
                                              0.888857   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.307752    0.066474    2.506485 v i_sram.sram3/BEN[18] (CF_SRAM_1024x32)
                                              2.506485   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.563005    1.616421   library hold time
                                              1.616421   data required time
---------------------------------------------------------------------------------------------
                                              1.616421   data required time
                                             -2.506485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890064   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.307917    0.066675    2.506686 v i_sram.sram3/BEN[19] (CF_SRAM_1024x32)
                                              2.506686   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562984    1.616400   library hold time
                                              1.616400   data required time
---------------------------------------------------------------------------------------------
                                              1.616400   data required time
                                             -2.506686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.890286   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.299266    0.053451    2.503750 v i_sram.sram2/BEN[25] (CF_SRAM_1024x32)
                                              2.503750   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.564179    1.612249   library hold time
                                              1.612249   data required time
---------------------------------------------------------------------------------------------
                                              1.612249   data required time
                                             -2.503750   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891501   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.308873    0.067835    2.507846 v i_sram.sram3/BEN[20] (CF_SRAM_1024x32)
                                              2.507846   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562863    1.616279   library hold time
                                              1.616279   data required time
---------------------------------------------------------------------------------------------
                                              1.616279   data required time
                                             -2.507846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.891567   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.309455    0.068535    2.508546 v i_sram.sram3/BEN[21] (CF_SRAM_1024x32)
                                              2.508546   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562789    1.616205   library hold time
                                              1.616205   data required time
---------------------------------------------------------------------------------------------
                                              1.616205   data required time
                                             -2.508546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892341   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.309858    0.069017    2.509029 v i_sram.sram3/BEN[22] (CF_SRAM_1024x32)
                                              2.509029   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562738    1.616154   library hold time
                                              1.616154   data required time
---------------------------------------------------------------------------------------------
                                              1.616154   data required time
                                             -2.509029   data arrival time
---------------------------------------------------------------------------------------------
                                              0.892875   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.411391    0.078385    1.985732 v load_slew91/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.451150    0.280685    0.454279    2.440011 v load_slew91/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net91 (net)
                      0.310041    0.069236    2.509248 v i_sram.sram3/BEN[23] (CF_SRAM_1024x32)
                                              2.509248   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562715    1.616130   library hold time
                                              1.616130   data required time
---------------------------------------------------------------------------------------------
                                              1.616130   data required time
                                             -2.509248   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893117   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.303217    0.058842    2.509141 v i_sram.sram2/BEN[26] (CF_SRAM_1024x32)
                                              2.509141   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563600    1.611670   library hold time
                                              1.611670   data required time
---------------------------------------------------------------------------------------------
                                              1.611670   data required time
                                             -2.509141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.897471   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.304341    0.060291    2.510590 v i_sram.sram2/BEN[27] (CF_SRAM_1024x32)
                                              2.510590   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563457    1.611527   library hold time
                                              1.611527   data required time
---------------------------------------------------------------------------------------------
                                              1.611527   data required time
                                             -2.510590   data arrival time
---------------------------------------------------------------------------------------------
                                              0.899063   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.305114    0.061273    2.511572 v i_sram.sram2/BEN[28] (CF_SRAM_1024x32)
                                              2.511572   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563359    1.611429   library hold time
                                              1.611429   data required time
---------------------------------------------------------------------------------------------
                                              1.611429   data required time
                                             -2.511572   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900143   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.305635    0.061929    2.512228 v i_sram.sram2/BEN[29] (CF_SRAM_1024x32)
                                              2.512228   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563293    1.611363   library hold time
                                              1.611363   data required time
---------------------------------------------------------------------------------------------
                                              1.611363   data required time
                                             -2.512228   data arrival time
---------------------------------------------------------------------------------------------
                                              0.900865   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.306026    0.062419    2.512718 v i_sram.sram2/BEN[30] (CF_SRAM_1024x32)
                                              2.512718   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563243    1.611313   library hold time
                                              1.611313   data required time
---------------------------------------------------------------------------------------------
                                              1.611313   data required time
                                             -2.512718   data arrival time
---------------------------------------------------------------------------------------------
                                              0.901405   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram2 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.306203    0.062641    2.512940 v i_sram.sram2/BEN[31] (CF_SRAM_1024x32)
                                              2.512940   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.673956    0.080681    0.798070 ^ i_sram.sram2/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.048070   clock uncertainty
                                  0.000000    1.048070   clock reconvergence pessimism
                                  0.563221    1.611290   library hold time
                                              1.611290   data required time
---------------------------------------------------------------------------------------------
                                              1.611290   data required time
                                             -2.512940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.901650   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.312101    0.069796    2.520095 v i_sram.sram3/BEN[25] (CF_SRAM_1024x32)
                                              2.520095   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562453    1.615869   library hold time
                                              1.615869   data required time
---------------------------------------------------------------------------------------------
                                              1.615869   data required time
                                             -2.520095   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904226   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.312298    0.070028    2.520327 v i_sram.sram3/BEN[24] (CF_SRAM_1024x32)
                                              2.520327   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562428    1.615844   library hold time
                                              1.615844   data required time
---------------------------------------------------------------------------------------------
                                              1.615844   data required time
                                             -2.520327   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904483   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.312325    0.070060    2.520359 v i_sram.sram3/BEN[26] (CF_SRAM_1024x32)
                                              2.520359   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562425    1.615840   library hold time
                                              1.615840   data required time
---------------------------------------------------------------------------------------------
                                              1.615840   data required time
                                             -2.520359   data arrival time
---------------------------------------------------------------------------------------------
                                              0.904519   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.315259    0.073478    2.523777 v i_sram.sram3/BEN[27] (CF_SRAM_1024x32)
                                              2.523777   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.562052    1.615468   library hold time
                                              1.615468   data required time
---------------------------------------------------------------------------------------------
                                              1.615468   data required time
                                             -2.523777   data arrival time
---------------------------------------------------------------------------------------------
                                              0.908309   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.317574    0.076119    2.526418 v i_sram.sram3/BEN[28] (CF_SRAM_1024x32)
                                              2.526418   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561758    1.615174   library hold time
                                              1.615174   data required time
---------------------------------------------------------------------------------------------
                                              1.615174   data required time
                                             -2.526418   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911244   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.318131    0.076747    2.527047 v i_sram.sram3/BEN[29] (CF_SRAM_1024x32)
                                              2.527047   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561687    1.615103   library hold time
                                              1.615103   data required time
---------------------------------------------------------------------------------------------
                                              1.615103   data required time
                                             -2.527047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.911944   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.318546    0.077214    2.527513 v i_sram.sram3/BEN[30] (CF_SRAM_1024x32)
                                              2.527513   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561635    1.615050   library hold time
                                              1.615050   data required time
---------------------------------------------------------------------------------------------
                                              1.615050   data required time
                                             -2.527513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912463   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram3 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.426964    0.097365    1.992951 v load_slew89/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.454187    0.282198    0.457349    2.450299 v load_slew89/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net89 (net)
                      0.318712    0.077401    2.527700 v i_sram.sram3/BEN[31] (CF_SRAM_1024x32)
                                              2.527700   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.676271    0.086027    0.803416 ^ i_sram.sram3/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.053416   clock uncertainty
                                  0.000000    1.053416   clock reconvergence pessimism
                                  0.561613    1.615029   library hold time
                                              1.615029   data required time
---------------------------------------------------------------------------------------------
                                              1.615029   data required time
                                             -2.527700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.912671   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.423496    0.032997    2.689052 v i_sram.sram5/BEN[16] (CF_SRAM_1024x32)
                                              2.689052   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.547732    1.649253   library hold time
                                              1.649253   data required time
---------------------------------------------------------------------------------------------
                                              1.649253   data required time
                                             -2.689052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.039798   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.427543    0.046170    2.702225 v i_sram.sram4/BEN[16] (CF_SRAM_1024x32)
                                              2.702225   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.547148    1.659582   library hold time
                                              1.659582   data required time
---------------------------------------------------------------------------------------------
                                              1.659582   data required time
                                             -2.702225   data arrival time
---------------------------------------------------------------------------------------------
                                              1.042643   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.428116    0.047691    2.703746 v i_sram.sram4/BEN[17] (CF_SRAM_1024x32)
                                              2.703746   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.547075    1.659509   library hold time
                                              1.659509   data required time
---------------------------------------------------------------------------------------------
                                              1.659509   data required time
                                             -2.703746   data arrival time
---------------------------------------------------------------------------------------------
                                              1.044237   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.428623    0.048991    2.705046 v i_sram.sram4/BEN[18] (CF_SRAM_1024x32)
                                              2.705046   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.547010    1.659444   library hold time
                                              1.659444   data required time
---------------------------------------------------------------------------------------------
                                              1.659444   data required time
                                             -2.705046   data arrival time
---------------------------------------------------------------------------------------------
                                              1.045602   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.429081    0.050131    2.706186 v i_sram.sram4/BEN[19] (CF_SRAM_1024x32)
                                              2.706186   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546952    1.659386   library hold time
                                              1.659386   data required time
---------------------------------------------------------------------------------------------
                                              1.659386   data required time
                                             -2.706186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.046799   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.429455    0.051039    2.707094 v i_sram.sram4/BEN[20] (CF_SRAM_1024x32)
                                              2.707094   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546905    1.659339   library hold time
                                              1.659339   data required time
---------------------------------------------------------------------------------------------
                                              1.659339   data required time
                                             -2.707094   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047755   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.429768    0.051788    2.707843 v i_sram.sram4/BEN[21] (CF_SRAM_1024x32)
                                              2.707843   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546865    1.659299   library hold time
                                              1.659299   data required time
---------------------------------------------------------------------------------------------
                                              1.659299   data required time
                                             -2.707843   data arrival time
---------------------------------------------------------------------------------------------
                                              1.048544   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.429995    0.052323    2.708378 v i_sram.sram4/BEN[22] (CF_SRAM_1024x32)
                                              2.708378   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546836    1.659270   library hold time
                                              1.659270   data required time
---------------------------------------------------------------------------------------------
                                              1.659270   data required time
                                             -2.708378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049107   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.430068    0.052493    2.708548 v i_sram.sram4/BEN[23] (CF_SRAM_1024x32)
                                              2.708548   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.546827    1.659261   library hold time
                                              1.659261   data required time
---------------------------------------------------------------------------------------------
                                              1.659261   data required time
                                             -2.708548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.049287   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.412047    0.033734    2.715072 v i_sram.sram5/BEN[24] (CF_SRAM_1024x32)
                                              2.715072   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.549186    1.650707   library hold time
                                              1.650707   data required time
---------------------------------------------------------------------------------------------
                                              1.650707   data required time
                                             -2.715072   data arrival time
---------------------------------------------------------------------------------------------
                                              1.064365   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.416951    0.048482    2.729820 v i_sram.sram4/BEN[24] (CF_SRAM_1024x32)
                                              2.729820   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548493    1.660927   library hold time
                                              1.660927   data required time
---------------------------------------------------------------------------------------------
                                              1.660927   data required time
                                             -2.729820   data arrival time
---------------------------------------------------------------------------------------------
                                              1.068893   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.417546    0.049932    2.731270 v i_sram.sram4/BEN[25] (CF_SRAM_1024x32)
                                              2.731270   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548417    1.660851   library hold time
                                              1.660851   data required time
---------------------------------------------------------------------------------------------
                                              1.660851   data required time
                                             -2.731270   data arrival time
---------------------------------------------------------------------------------------------
                                              1.070419   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.418138    0.051332    2.732671 v i_sram.sram4/BEN[26] (CF_SRAM_1024x32)
                                              2.732671   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548342    1.660776   library hold time
                                              1.660776   data required time
---------------------------------------------------------------------------------------------
                                              1.660776   data required time
                                             -2.732671   data arrival time
---------------------------------------------------------------------------------------------
                                              1.071895   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.418631    0.052467    2.733805 v i_sram.sram4/BEN[27] (CF_SRAM_1024x32)
                                              2.733805   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548280    1.660714   library hold time
                                              1.660714   data required time
---------------------------------------------------------------------------------------------
                                              1.660714   data required time
                                             -2.733805   data arrival time
---------------------------------------------------------------------------------------------
                                              1.073092   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.419060    0.053434    2.734772 v i_sram.sram4/BEN[28] (CF_SRAM_1024x32)
                                              2.734772   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548225    1.660659   library hold time
                                              1.660659   data required time
---------------------------------------------------------------------------------------------
                                              1.660659   data required time
                                             -2.734772   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074113   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.419347    0.054069    2.735407 v i_sram.sram4/BEN[29] (CF_SRAM_1024x32)
                                              2.735407   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548189    1.660623   library hold time
                                              1.660623   data required time
---------------------------------------------------------------------------------------------
                                              1.660623   data required time
                                             -2.735407   data arrival time
---------------------------------------------------------------------------------------------
                                              1.074784   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.419552    0.054518    2.735857 v i_sram.sram4/BEN[30] (CF_SRAM_1024x32)
                                              2.735857   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548163    1.660597   library hold time
                                              1.660597   data required time
---------------------------------------------------------------------------------------------
                                              1.660597   data required time
                                             -2.735857   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075260   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram4 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.419660    0.054754    2.736092 v i_sram.sram4/BEN[31] (CF_SRAM_1024x32)
                                              2.736092   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.756791    0.171689    0.862434 ^ i_sram.sram4/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.112434   clock uncertainty
                                  0.000000    1.112434   clock reconvergence pessimism
                                  0.548149    1.660583   library hold time
                                              1.660583   data required time
---------------------------------------------------------------------------------------------
                                              1.660583   data required time
                                             -2.736092   data arrival time
---------------------------------------------------------------------------------------------
                                              1.075509   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.434234    0.061387    2.717442 v i_sram.sram6/BEN[16] (CF_SRAM_1024x32)
                                              2.717442   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.546779    1.637148   library hold time
                                              1.637148   data required time
---------------------------------------------------------------------------------------------
                                              1.637148   data required time
                                             -2.717442   data arrival time
---------------------------------------------------------------------------------------------
                                              1.080294   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.438030    0.068450    2.724505 v i_sram.sram6/BEN[17] (CF_SRAM_1024x32)
                                              2.724505   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.546297    1.636666   library hold time
                                              1.636666   data required time
---------------------------------------------------------------------------------------------
                                              1.636666   data required time
                                             -2.724505   data arrival time
---------------------------------------------------------------------------------------------
                                              1.087839   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.439725    0.071378    2.727432 v i_sram.sram6/BEN[18] (CF_SRAM_1024x32)
                                              2.727432   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.546082    1.636451   library hold time
                                              1.636451   data required time
---------------------------------------------------------------------------------------------
                                              1.636451   data required time
                                             -2.727432   data arrival time
---------------------------------------------------------------------------------------------
                                              1.090982   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.441678    0.074611    2.730665 v i_sram.sram6/BEN[19] (CF_SRAM_1024x32)
                                              2.730665   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545834    1.636203   library hold time
                                              1.636203   data required time
---------------------------------------------------------------------------------------------
                                              1.636203   data required time
                                             -2.730665   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094463   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.445066    0.079923    2.735978 v i_sram.sram7/BEN[16] (CF_SRAM_1024x32)
                                              2.735978   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.545373    1.641469   library hold time
                                              1.641469   data required time
---------------------------------------------------------------------------------------------
                                              1.641469   data required time
                                             -2.735978   data arrival time
---------------------------------------------------------------------------------------------
                                              1.094509   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.442189    0.075435    2.731490 v i_sram.sram6/BEN[20] (CF_SRAM_1024x32)
                                              2.731490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545769    1.636138   library hold time
                                              1.636138   data required time
---------------------------------------------------------------------------------------------
                                              1.636138   data required time
                                             -2.731490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.095352   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.442609    0.076105    2.732160 v i_sram.sram6/BEN[21] (CF_SRAM_1024x32)
                                              2.732160   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545716    1.636084   library hold time
                                              1.636084   data required time
---------------------------------------------------------------------------------------------
                                              1.636084   data required time
                                             -2.732160   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096076   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.442883    0.076541    2.732596 v i_sram.sram6/BEN[22] (CF_SRAM_1024x32)
                                              2.732596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545681    1.636050   library hold time
                                              1.636050   data required time
---------------------------------------------------------------------------------------------
                                              1.636050   data required time
                                             -2.732596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096546   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.443033    0.076778    2.732833 v i_sram.sram6/BEN[23] (CF_SRAM_1024x32)
                                              2.732833   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.545662    1.636031   library hold time
                                              1.636031   data required time
---------------------------------------------------------------------------------------------
                                              1.636031   data required time
                                             -2.732833   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096802   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.447693    0.083826    2.739881 v i_sram.sram7/BEN[17] (CF_SRAM_1024x32)
                                              2.739881   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.545039    1.641135   library hold time
                                              1.641135   data required time
---------------------------------------------------------------------------------------------
                                              1.641135   data required time
                                             -2.739881   data arrival time
---------------------------------------------------------------------------------------------
                                              1.098746   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.421169    0.057933    2.739271 v i_sram.sram6/BEN[24] (CF_SRAM_1024x32)
                                              2.739271   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548438    1.638807   library hold time
                                              1.638807   data required time
---------------------------------------------------------------------------------------------
                                              1.638807   data required time
                                             -2.739271   data arrival time
---------------------------------------------------------------------------------------------
                                              1.100464   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.450204    0.087407    2.743462 v i_sram.sram7/BEN[18] (CF_SRAM_1024x32)
                                              2.743462   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544720    1.640817   library hold time
                                              1.640817   data required time
---------------------------------------------------------------------------------------------
                                              1.640817   data required time
                                             -2.743462   data arrival time
---------------------------------------------------------------------------------------------
                                              1.102645   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.422731    0.061042    2.742380 v i_sram.sram6/BEN[25] (CF_SRAM_1024x32)
                                              2.742380   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548240    1.638609   library hold time
                                              1.638609   data required time
---------------------------------------------------------------------------------------------
                                              1.638609   data required time
                                             -2.742380   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103772   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.451003    0.088518    2.744573 v i_sram.sram7/BEN[19] (CF_SRAM_1024x32)
                                              2.744573   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544619    1.640715   library hold time
                                              1.640715   data required time
---------------------------------------------------------------------------------------------
                                              1.640715   data required time
                                             -2.744573   data arrival time
---------------------------------------------------------------------------------------------
                                              1.103858   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.451648    0.089406    2.745461 v i_sram.sram7/BEN[20] (CF_SRAM_1024x32)
                                              2.745461   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544537    1.640633   library hold time
                                              1.640633   data required time
---------------------------------------------------------------------------------------------
                                              1.640633   data required time
                                             -2.745461   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104827   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.423473    0.062463    2.743801 v i_sram.sram6/BEN[26] (CF_SRAM_1024x32)
                                              2.743801   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548146    1.638515   library hold time
                                              1.638515   data required time
---------------------------------------------------------------------------------------------
                                              1.638515   data required time
                                             -2.743801   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105287   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.452134    0.090070    2.746125 v i_sram.sram7/BEN[21] (CF_SRAM_1024x32)
                                              2.746125   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544475    1.640572   library hold time
                                              1.640572   data required time
---------------------------------------------------------------------------------------------
                                              1.640572   data required time
                                             -2.746125   data arrival time
---------------------------------------------------------------------------------------------
                                              1.105553   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.452474    0.090533    2.746588 v i_sram.sram7/BEN[22] (CF_SRAM_1024x32)
                                              2.746588   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544432    1.640528   library hold time
                                              1.640528   data required time
---------------------------------------------------------------------------------------------
                                              1.640528   data required time
                                             -2.746588   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106059   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002987    0.000000    0.000000    1.000000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.000171    0.000085    1.000085 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.076328    0.000550    1.561993 v input50/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.644519    0.383123    0.345355    1.907347 v input50/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net50 (net)
                      0.500948    0.168376    2.075723 v load_slew90/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.684000    0.419850    0.580332    2.656055 v load_slew90/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net90 (net)
                      0.452657    0.090781    2.746836 v i_sram.sram7/BEN[23] (CF_SRAM_1024x32)
                                              2.746836   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.544409    1.640505   library hold time
                                              1.640505   data required time
---------------------------------------------------------------------------------------------
                                              1.640505   data required time
                                             -2.746836   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106331   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.424064    0.063571    2.744910 v i_sram.sram6/BEN[27] (CF_SRAM_1024x32)
                                              2.744910   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548071    1.638440   library hold time
                                              1.638440   data required time
---------------------------------------------------------------------------------------------
                                              1.638440   data required time
                                             -2.744910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.106470   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.424542    0.064456    2.745794 v i_sram.sram6/BEN[28] (CF_SRAM_1024x32)
                                              2.745794   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.548010    1.638379   library hold time
                                              1.638379   data required time
---------------------------------------------------------------------------------------------
                                              1.638379   data required time
                                             -2.745794   data arrival time
---------------------------------------------------------------------------------------------
                                              1.107415   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.424924    0.065152    2.746490 v i_sram.sram6/BEN[29] (CF_SRAM_1024x32)
                                              2.746490   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.547961    1.638330   library hold time
                                              1.638330   data required time
---------------------------------------------------------------------------------------------
                                              1.638330   data required time
                                             -2.746490   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108160   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.425167    0.065591    2.746929 v i_sram.sram6/BEN[30] (CF_SRAM_1024x32)
                                              2.746929   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.547931    1.638300   library hold time
                                              1.638300   data required time
---------------------------------------------------------------------------------------------
                                              1.638300   data required time
                                             -2.746929   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108630   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.425295    0.065823    2.747161 v i_sram.sram6/BEN[31] (CF_SRAM_1024x32)
                                              2.747161   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.547914    1.638283   library hold time
                                              1.638283   data required time
---------------------------------------------------------------------------------------------
                                              1.638283   data required time
                                             -2.747161   data arrival time
---------------------------------------------------------------------------------------------
                                              1.108877   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.431737    0.076549    2.757887 v i_sram.sram7/BEN[25] (CF_SRAM_1024x32)
                                              2.757887   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.547066    1.643162   library hold time
                                              1.643162   data required time
---------------------------------------------------------------------------------------------
                                              1.643162   data required time
                                             -2.757887   data arrival time
---------------------------------------------------------------------------------------------
                                              1.114725   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.431905    0.076810    2.758148 v i_sram.sram7/BEN[24] (CF_SRAM_1024x32)
                                              2.758148   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.547044    1.643141   library hold time
                                              1.643141   data required time
---------------------------------------------------------------------------------------------
                                              1.643141   data required time
                                             -2.758148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.115007   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.432680    0.078002    2.759340 v i_sram.sram7/BEN[26] (CF_SRAM_1024x32)
                                              2.759340   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546946    1.643042   library hold time
                                              1.643042   data required time
---------------------------------------------------------------------------------------------
                                              1.643042   data required time
                                             -2.759340   data arrival time
---------------------------------------------------------------------------------------------
                                              1.116298   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.433481    0.079217    2.760555 v i_sram.sram7/BEN[27] (CF_SRAM_1024x32)
                                              2.760555   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546844    1.642941   library hold time
                                              1.642941   data required time
---------------------------------------------------------------------------------------------
                                              1.642941   data required time
                                             -2.760555   data arrival time
---------------------------------------------------------------------------------------------
                                              1.117615   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.434035    0.080047    2.761385 v i_sram.sram7/BEN[28] (CF_SRAM_1024x32)
                                              2.761385   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546774    1.642870   library hold time
                                              1.642870   data required time
---------------------------------------------------------------------------------------------
                                              1.642870   data required time
                                             -2.761385   data arrival time
---------------------------------------------------------------------------------------------
                                              1.118515   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.434468    0.080690    2.762028 v i_sram.sram7/BEN[29] (CF_SRAM_1024x32)
                                              2.762028   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546719    1.642815   library hold time
                                              1.642815   data required time
---------------------------------------------------------------------------------------------
                                              1.642815   data required time
                                             -2.762028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119213   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.434756    0.081115    2.762453 v i_sram.sram7/BEN[30] (CF_SRAM_1024x32)
                                              2.762453   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546682    1.642779   library hold time
                                              1.642779   data required time
---------------------------------------------------------------------------------------------
                                              1.642779   data required time
                                             -2.762453   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119674   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002985    0.000000    0.000000    1.000000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.000171    0.000085    1.000085 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076328    0.561357    1.561443 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.076328    0.000550    1.561993 v input51/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.647408    0.381019    0.333593    1.895586 v input51/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net51 (net)
                      0.535716    0.196542    2.092127 v load_slew88/A (sky130_fd_sc_hd__clkbuf_16)
    25    0.663597    0.408048    0.589211    2.681338 v load_slew88/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net88 (net)
                      0.434870    0.081282    2.762620 v i_sram.sram7/BEN[31] (CF_SRAM_1024x32)
                                              2.762620   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.546668    1.642764   library hold time
                                              1.642764   data required time
---------------------------------------------------------------------------------------------
                                              1.642764   data required time
                                             -2.762620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.119856   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.456156    0.043465    2.799089 v i_sram.sram1/BEN[12] (CF_SRAM_1024x32)
                                              2.799089   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.543718    1.623306   library hold time
                                              1.623306   data required time
---------------------------------------------------------------------------------------------
                                              1.623306   data required time
                                             -2.799089   data arrival time
---------------------------------------------------------------------------------------------
                                              1.175784   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.478266    0.083634    2.839257 v i_sram.sram1/BEN[11] (CF_SRAM_1024x32)
                                              2.839257   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.540910    1.620498   library hold time
                                              1.620498   data required time
---------------------------------------------------------------------------------------------
                                              1.620498   data required time
                                             -2.839257   data arrival time
---------------------------------------------------------------------------------------------
                                              1.218759   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.480673    0.047547    2.847528 v i_sram.sram1/BEN[4] (CF_SRAM_1024x32)
                                              2.847528   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.540604    1.620192   library hold time
                                              1.620192   data required time
---------------------------------------------------------------------------------------------
                                              1.620192   data required time
                                             -2.847528   data arrival time
---------------------------------------------------------------------------------------------
                                              1.227336   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.483726    0.055937    2.855919 v i_sram.sram1/BEN[3] (CF_SRAM_1024x32)
                                              2.855919   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.540216    1.619804   library hold time
                                              1.619804   data required time
---------------------------------------------------------------------------------------------
                                              1.619804   data required time
                                             -2.855919   data arrival time
---------------------------------------------------------------------------------------------
                                              1.236115   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.493774    0.102887    2.858511 v i_sram.sram1/BEN[10] (CF_SRAM_1024x32)
                                              2.858511   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.538940    1.618528   library hold time
                                              1.618528   data required time
---------------------------------------------------------------------------------------------
                                              1.618528   data required time
                                             -2.858511   data arrival time
---------------------------------------------------------------------------------------------
                                              1.239983   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.486893    0.062975    2.862957 v i_sram.sram1/BEN[2] (CF_SRAM_1024x32)
                                              2.862957   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.539814    1.619402   library hold time
                                              1.619402   data required time
---------------------------------------------------------------------------------------------
                                              1.619402   data required time
                                             -2.862957   data arrival time
---------------------------------------------------------------------------------------------
                                              1.243555   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.502281    0.112548    2.868172 v i_sram.sram1/BEN[9] (CF_SRAM_1024x32)
                                              2.868172   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.537957    1.617545   library hold time
                                              1.617545   data required time
---------------------------------------------------------------------------------------------
                                              1.617545   data required time
                                             -2.868172   data arrival time
---------------------------------------------------------------------------------------------
                                              1.250627   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.491009    0.070702    2.870683 v i_sram.sram1/BEN[1] (CF_SRAM_1024x32)
                                              2.870683   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.539292    1.618879   library hold time
                                              1.618879   data required time
---------------------------------------------------------------------------------------------
                                              1.618879   data required time
                                             -2.870683   data arrival time
---------------------------------------------------------------------------------------------
                                              1.251804   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.509539    0.120447    2.876070 v i_sram.sram1/BEN[8] (CF_SRAM_1024x32)
                                              2.876070   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.537345    1.616932   library hold time
                                              1.616932   data required time
---------------------------------------------------------------------------------------------
                                              1.616932   data required time
                                             -2.876070   data arrival time
---------------------------------------------------------------------------------------------
                                              1.259138   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram1 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.496039    0.078831    2.878813 v i_sram.sram1/BEN[0] (CF_SRAM_1024x32)
                                              2.878813   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.731294    0.138843    0.829588 ^ i_sram.sram1/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.079588   clock uncertainty
                                  0.000000    1.079588   clock reconvergence pessimism
                                  0.538653    1.618240   library hold time
                                              1.618240   data required time
---------------------------------------------------------------------------------------------
                                              1.618240   data required time
                                             -2.878813   data arrival time
---------------------------------------------------------------------------------------------
                                              1.260572   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.547795    0.141836    2.941817 v i_sram.sram5/BEN[7] (CF_SRAM_1024x32)
                                              2.941817   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533982    1.635503   library hold time
                                              1.635503   data required time
---------------------------------------------------------------------------------------------
                                              1.635503   data required time
                                             -2.941817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.306314   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.549328    0.143449    2.943430 v i_sram.sram5/BEN[6] (CF_SRAM_1024x32)
                                              2.943430   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533853    1.635374   library hold time
                                              1.635374   data required time
---------------------------------------------------------------------------------------------
                                              1.635374   data required time
                                             -2.943430   data arrival time
---------------------------------------------------------------------------------------------
                                              1.308056   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.550696    0.144821    2.944802 v i_sram.sram5/BEN[5] (CF_SRAM_1024x32)
                                              2.944802   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533738    1.635259   library hold time
                                              1.635259   data required time
---------------------------------------------------------------------------------------------
                                              1.635259   data required time
                                             -2.944802   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309543   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.551839    0.146021    2.946002 v i_sram.sram5/BEN[4] (CF_SRAM_1024x32)
                                              2.946002   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533641    1.635162   library hold time
                                              1.635162   data required time
---------------------------------------------------------------------------------------------
                                              1.635162   data required time
                                             -2.946002   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310840   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.553058    0.147295    2.947276 v i_sram.sram5/BEN[3] (CF_SRAM_1024x32)
                                              2.947276   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533538    1.635059   library hold time
                                              1.635059   data required time
---------------------------------------------------------------------------------------------
                                              1.635059   data required time
                                             -2.947276   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312217   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.553739    0.148003    2.947984 v i_sram.sram5/BEN[2] (CF_SRAM_1024x32)
                                              2.947984   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533481    1.635002   library hold time
                                              1.635002   data required time
---------------------------------------------------------------------------------------------
                                              1.635002   data required time
                                             -2.947984   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312983   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.554105    0.148383    2.948364 v i_sram.sram5/BEN[1] (CF_SRAM_1024x32)
                                              2.948364   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533450    1.634971   library hold time
                                              1.634971   data required time
---------------------------------------------------------------------------------------------
                                              1.634971   data required time
                                             -2.948364   data arrival time
---------------------------------------------------------------------------------------------
                                              1.313394   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.554352    0.148639    2.948620 v i_sram.sram5/BEN[0] (CF_SRAM_1024x32)
                                              2.948620   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.533429    1.634950   library hold time
                                              1.634950   data required time
---------------------------------------------------------------------------------------------
                                              1.634950   data required time
                                             -2.948620   data arrival time
---------------------------------------------------------------------------------------------
                                              1.313670   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.584959    0.192023    2.947647 v i_sram.sram5/BEN[15] (CF_SRAM_1024x32)
                                              2.947647   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530846    1.632367   library hold time
                                              1.632367   data required time
---------------------------------------------------------------------------------------------
                                              1.632367   data required time
                                             -2.947647   data arrival time
---------------------------------------------------------------------------------------------
                                              1.315280   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.587046    0.193834    2.949458 v i_sram.sram5/BEN[14] (CF_SRAM_1024x32)
                                              2.949458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530670    1.632191   library hold time
                                              1.632191   data required time
---------------------------------------------------------------------------------------------
                                              1.632191   data required time
                                             -2.949458   data arrival time
---------------------------------------------------------------------------------------------
                                              1.317267   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.588700    0.195265    2.950888 v i_sram.sram5/BEN[13] (CF_SRAM_1024x32)
                                              2.950888   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530530    1.632051   library hold time
                                              1.632051   data required time
---------------------------------------------------------------------------------------------
                                              1.632051   data required time
                                             -2.950888   data arrival time
---------------------------------------------------------------------------------------------
                                              1.318837   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.590476    0.196797    2.952420 v i_sram.sram5/BEN[12] (CF_SRAM_1024x32)
                                              2.952420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530380    1.631901   library hold time
                                              1.631901   data required time
---------------------------------------------------------------------------------------------
                                              1.631901   data required time
                                             -2.952420   data arrival time
---------------------------------------------------------------------------------------------
                                              1.320519   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.591494    0.197673    2.953296 v i_sram.sram5/BEN[11] (CF_SRAM_1024x32)
                                              2.953296   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530294    1.631815   library hold time
                                              1.631815   data required time
---------------------------------------------------------------------------------------------
                                              1.631815   data required time
                                             -2.953296   data arrival time
---------------------------------------------------------------------------------------------
                                              1.321481   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.592298    0.198364    2.953988 v i_sram.sram5/BEN[10] (CF_SRAM_1024x32)
                                              2.953988   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530226    1.631747   library hold time
                                              1.631747   data required time
---------------------------------------------------------------------------------------------
                                              1.631747   data required time
                                             -2.953988   data arrival time
---------------------------------------------------------------------------------------------
                                              1.322240   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.592849    0.198837    2.954460 v i_sram.sram5/BEN[9] (CF_SRAM_1024x32)
                                              2.954460   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530180    1.631701   library hold time
                                              1.631701   data required time
---------------------------------------------------------------------------------------------
                                              1.631701   data required time
                                             -2.954460   data arrival time
---------------------------------------------------------------------------------------------
                                              1.322759   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram5 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.593108    0.199059    2.954683 v i_sram.sram5/BEN[8] (CF_SRAM_1024x32)
                                              2.954683   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.747959    0.160776    0.851521 ^ i_sram.sram5/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.101521   clock uncertainty
                                  0.000000    1.101521   clock reconvergence pessimism
                                  0.530158    1.631679   library hold time
                                              1.631679   data required time
---------------------------------------------------------------------------------------------
                                              1.631679   data required time
                                             -2.954683   data arrival time
---------------------------------------------------------------------------------------------
                                              1.323004   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.576795    0.171025    2.971006 v i_sram.sram6/BEN[7] (CF_SRAM_1024x32)
                                              2.971006   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531945    1.622314   library hold time
                                              1.622314   data required time
---------------------------------------------------------------------------------------------
                                              1.622314   data required time
                                             -2.971006   data arrival time
---------------------------------------------------------------------------------------------
                                              1.348692   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.580920    0.174975    2.974956 v i_sram.sram6/BEN[6] (CF_SRAM_1024x32)
                                              2.974956   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531597    1.621966   library hold time
                                              1.621966   data required time
---------------------------------------------------------------------------------------------
                                              1.621966   data required time
                                             -2.974956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352990   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.587148    0.180858    2.980839 v i_sram.sram7/BEN[7] (CF_SRAM_1024x32)
                                              2.980839   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.531041    1.627137   library hold time
                                              1.627137   data required time
---------------------------------------------------------------------------------------------
                                              1.627137   data required time
                                             -2.980839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353702   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.582361    0.176345    2.976326 v i_sram.sram6/BEN[5] (CF_SRAM_1024x32)
                                              2.976326   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531476    1.621845   library hold time
                                              1.621845   data required time
---------------------------------------------------------------------------------------------
                                              1.621845   data required time
                                             -2.976326   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354482   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.588542    0.182226    2.982208 v i_sram.sram7/BEN[6] (CF_SRAM_1024x32)
                                              2.982208   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530923    1.627020   library hold time
                                              1.627020   data required time
---------------------------------------------------------------------------------------------
                                              1.627020   data required time
                                             -2.982208   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355188   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.583564    0.177485    2.977466 v i_sram.sram6/BEN[4] (CF_SRAM_1024x32)
                                              2.977466   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531374    1.621743   library hold time
                                              1.621743   data required time
---------------------------------------------------------------------------------------------
                                              1.621743   data required time
                                             -2.977466   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355723   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.584527    0.178394    2.978375 v i_sram.sram6/BEN[3] (CF_SRAM_1024x32)
                                              2.978375   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531293    1.621662   library hold time
                                              1.621662   data required time
---------------------------------------------------------------------------------------------
                                              1.621662   data required time
                                             -2.978375   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356714   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.590046    0.183637    2.983618 v i_sram.sram7/BEN[5] (CF_SRAM_1024x32)
                                              2.983618   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530796    1.626893   library hold time
                                              1.626893   data required time
---------------------------------------------------------------------------------------------
                                              1.626893   data required time
                                             -2.983618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356725   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.585248    0.179074    2.979055 v i_sram.sram6/BEN[2] (CF_SRAM_1024x32)
                                              2.979055   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531232    1.621601   library hold time
                                              1.621601   data required time
---------------------------------------------------------------------------------------------
                                              1.621601   data required time
                                             -2.979055   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357455   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.585728    0.179526    2.979507 v i_sram.sram6/BEN[1] (CF_SRAM_1024x32)
                                              2.979507   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531191    1.621560   library hold time
                                              1.621560   data required time
---------------------------------------------------------------------------------------------
                                              1.621560   data required time
                                             -2.979507   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357947   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.591301    0.184810    2.984791 v i_sram.sram7/BEN[4] (CF_SRAM_1024x32)
                                              2.984791   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530690    1.626787   library hold time
                                              1.626787   data required time
---------------------------------------------------------------------------------------------
                                              1.626787   data required time
                                             -2.984791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358005   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.585985    0.179767    2.979748 v i_sram.sram6/BEN[0] (CF_SRAM_1024x32)
                                              2.979748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.531170    1.621539   library hold time
                                              1.621539   data required time
---------------------------------------------------------------------------------------------
                                              1.621539   data required time
                                             -2.979748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.358210   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.592306    0.185747    2.985728 v i_sram.sram7/BEN[3] (CF_SRAM_1024x32)
                                              2.985728   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530606    1.626702   library hold time
                                              1.626702   data required time
---------------------------------------------------------------------------------------------
                                              1.626702   data required time
                                             -2.985728   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359026   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.593049    0.186438    2.986420 v i_sram.sram7/BEN[2] (CF_SRAM_1024x32)
                                              2.986420   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530543    1.626639   library hold time
                                              1.626639   data required time
---------------------------------------------------------------------------------------------
                                              1.626639   data required time
                                             -2.986420   data arrival time
---------------------------------------------------------------------------------------------
                                              1.359780   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.593561    0.186914    2.986895 v i_sram.sram7/BEN[1] (CF_SRAM_1024x32)
                                              2.986895   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530500    1.626596   library hold time
                                              1.626596   data required time
---------------------------------------------------------------------------------------------
                                              1.626596   data required time
                                             -2.986895   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360299   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002942    0.000000    0.000000    1.000000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.000169    0.000085    1.000085 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007251    0.076329    0.561357    1.561441 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.076329    0.000550    1.561992 v input48/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.455023    0.235117    0.221389    1.783380 v input48/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net48 (net)
                      0.239718    0.027565    1.810945 v max_cap95/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.568537    0.339375    0.377758    2.188703 v max_cap95/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net95 (net)
                      0.394761    0.102566    2.291269 v load_slew94/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.799687    0.474540    0.508712    2.799981 v load_slew94/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net94 (net)
                      0.593838    0.187172    2.987153 v i_sram.sram7/BEN[0] (CF_SRAM_1024x32)
                                              2.987153   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.530476    1.626573   library hold time
                                              1.626573   data required time
---------------------------------------------------------------------------------------------
                                              1.626573   data required time
                                             -2.987153   data arrival time
---------------------------------------------------------------------------------------------
                                              1.360580   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.623776    0.224772    2.980396 v i_sram.sram6/BEN[15] (CF_SRAM_1024x32)
                                              2.980396   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527980    1.618349   library hold time
                                              1.618349   data required time
---------------------------------------------------------------------------------------------
                                              1.618349   data required time
                                             -2.980396   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362046   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.625948    0.226552    2.982176 v i_sram.sram6/BEN[14] (CF_SRAM_1024x32)
                                              2.982176   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527797    1.618166   library hold time
                                              1.618166   data required time
---------------------------------------------------------------------------------------------
                                              1.618166   data required time
                                             -2.982176   data arrival time
---------------------------------------------------------------------------------------------
                                              1.364010   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.627685    0.227973    2.983596 v i_sram.sram6/BEN[13] (CF_SRAM_1024x32)
                                              2.983596   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527650    1.618019   library hold time
                                              1.618019   data required time
---------------------------------------------------------------------------------------------
                                              1.618019   data required time
                                             -2.983596   data arrival time
---------------------------------------------------------------------------------------------
                                              1.365577   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.631132    0.230783    2.986406 v i_sram.sram6/BEN[12] (CF_SRAM_1024x32)
                                              2.986406   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527359    1.617728   library hold time
                                              1.617728   data required time
---------------------------------------------------------------------------------------------
                                              1.617728   data required time
                                             -2.986406   data arrival time
---------------------------------------------------------------------------------------------
                                              1.368678   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.634055    0.233156    2.988779 v i_sram.sram6/BEN[11] (CF_SRAM_1024x32)
                                              2.988779   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527113    1.617481   library hold time
                                              1.617481   data required time
---------------------------------------------------------------------------------------------
                                              1.617481   data required time
                                             -2.988779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.371298   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.634893    0.233834    2.989458 v i_sram.sram6/BEN[10] (CF_SRAM_1024x32)
                                              2.989458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.527042    1.617411   library hold time
                                              1.617411   data required time
---------------------------------------------------------------------------------------------
                                              1.617411   data required time
                                             -2.989458   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372047   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.641696    0.239320    2.994943 v i_sram.sram7/BEN[15] (CF_SRAM_1024x32)
                                              2.994943   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.526437    1.622533   library hold time
                                              1.622533   data required time
---------------------------------------------------------------------------------------------
                                              1.622533   data required time
                                             -2.994943   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372410   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.635450    0.234285    2.989908 v i_sram.sram6/BEN[9] (CF_SRAM_1024x32)
                                              2.989908   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.526995    1.617364   library hold time
                                              1.617364   data required time
---------------------------------------------------------------------------------------------
                                              1.617364   data required time
                                             -2.989908   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372545   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram6 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.635748    0.234526    2.990150 v i_sram.sram6/BEN[8] (CF_SRAM_1024x32)
                                              2.990150   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.696647    0.122980    0.840369 ^ i_sram.sram6/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.090369   clock uncertainty
                                  0.000000    1.090369   clock reconvergence pessimism
                                  0.526970    1.617339   library hold time
                                              1.617339   data required time
---------------------------------------------------------------------------------------------
                                              1.617339   data required time
                                             -2.990150   data arrival time
---------------------------------------------------------------------------------------------
                                              1.372811   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.644387    0.241477    2.997101 v i_sram.sram7/BEN[14] (CF_SRAM_1024x32)
                                              2.997101   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.526210    1.622306   library hold time
                                              1.622306   data required time
---------------------------------------------------------------------------------------------
                                              1.622306   data required time
                                             -2.997101   data arrival time
---------------------------------------------------------------------------------------------
                                              1.374794   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.646031    0.242792    2.998416 v i_sram.sram7/BEN[13] (CF_SRAM_1024x32)
                                              2.998416   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.526071    1.622168   library hold time
                                              1.622168   data required time
---------------------------------------------------------------------------------------------
                                              1.622168   data required time
                                             -2.998416   data arrival time
---------------------------------------------------------------------------------------------
                                              1.376248   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.647881    0.244270    2.999893 v i_sram.sram7/BEN[12] (CF_SRAM_1024x32)
                                              2.999893   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.525915    1.622011   library hold time
                                              1.622011   data required time
---------------------------------------------------------------------------------------------
                                              1.622011   data required time
                                             -2.999893   data arrival time
---------------------------------------------------------------------------------------------
                                              1.377882   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.648941    0.245114    3.000738 v i_sram.sram7/BEN[11] (CF_SRAM_1024x32)
                                              3.000738   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.525826    1.621922   library hold time
                                              1.621922   data required time
---------------------------------------------------------------------------------------------
                                              1.621922   data required time
                                             -3.000738   data arrival time
---------------------------------------------------------------------------------------------
                                              1.378816   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.649683    0.245705    3.001329 v i_sram.sram7/BEN[10] (CF_SRAM_1024x32)
                                              3.001329   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.525763    1.621859   library hold time
                                              1.621859   data required time
---------------------------------------------------------------------------------------------
                                              1.621859   data required time
                                             -3.001329   data arrival time
---------------------------------------------------------------------------------------------
                                              1.379470   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.650225    0.246137    3.001760 v i_sram.sram7/BEN[9] (CF_SRAM_1024x32)
                                              3.001760   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.525717    1.621814   library hold time
                                              1.621814   data required time
---------------------------------------------------------------------------------------------
                                              1.621814   data required time
                                             -3.001760   data arrival time
---------------------------------------------------------------------------------------------
                                              1.379947   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by wb_clk_i)
Endpoint: i_sram.sram7 (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002976    0.000000    0.000000    1.000000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.000171    0.000085    1.000085 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.007257    0.076359    0.561392    1.561477 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.076359    0.000550    1.562028 v input49/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.445490    0.241037    0.222854    1.784882 v input49/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net49 (net)
                      0.247975    0.032430    1.817311 v max_cap93/A (sky130_fd_sc_hd__clkbuf_16)
    20    0.555231    0.330850    0.363745    2.181057 v max_cap93/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net93 (net)
                      0.394937    0.110343    2.291399 v load_slew92/A (sky130_fd_sc_hd__clkbuf_16)
    29    0.778474    0.451122    0.464224    2.755624 v load_slew92/X (sky130_fd_sc_hd__clkbuf_16)
                                                         net92 (net)
                      0.650537    0.246385    3.002009 v i_sram.sram7/BEN[8] (CF_SRAM_1024x32)
                                              3.002009   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.125770    0.013002    0.204076 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.656331    0.658708    0.513314    0.717389 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.700459    0.128707    0.846096 ^ i_sram.sram7/CLKin (CF_SRAM_1024x32)
                                  0.250000    1.096096   clock uncertainty
                                  0.000000    1.096096   clock reconvergence pessimism
                                  0.525691    1.621787   library hold time
                                              1.621787   data required time
---------------------------------------------------------------------------------------------
                                              1.621787   data required time
                                             -3.002009   data arrival time
---------------------------------------------------------------------------------------------
                                              1.380221   slack (MET)


Startpoint: _674_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: wbs_ack_o (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.142467    0.000000    0.000000    0.000000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.026110    0.013055    0.013055 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.109005    0.123545    0.178019    0.191074 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.128044    0.018514    0.209588 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.680023    0.683366    0.481157    0.690745 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.738293    0.148297    0.839042 ^ _674_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.021711    0.196953    0.591631    1.430674 ^ _674_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net54 (net)
                      0.196988    0.002616    1.433289 ^ output54/A (sky130_fd_sc_hd__buf_1)
     1    0.000410    0.022163    0.091462    1.524752 ^ output54/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_ack_o (net)
                      0.022163    0.000010    1.524762 ^ wbs_ack_o (out)
                                              1.524762   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.524762   data arrival time
---------------------------------------------------------------------------------------------
                                              2.274761   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[0] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332907    0.077482    1.996881 v _433_/C1 (sky130_fd_sc_hd__o211a_1)
     1    0.003726    0.035829    0.218203    2.215084 v _433_/X (sky130_fd_sc_hd__o211a_1)
                                                         net55 (net)
                      0.035849    0.000273    2.215357 v output55/A (sky130_fd_sc_hd__buf_1)
     1    0.001116    0.018108    0.073958    2.289315 v output55/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[0] (net)
                      0.018108    0.000037    2.289352 v wbs_dat_o[0] (out)
                                              2.289352   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.289352   data arrival time
---------------------------------------------------------------------------------------------
                                              3.039351   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[20] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.303079    0.029528    1.948927 v _605_/B1 (sky130_fd_sc_hd__o211a_4)
     1    0.091621    0.132206    0.349560    2.298486 v _605_/X (sky130_fd_sc_hd__o211a_4)
                                                         net67 (net)
                      0.133557    0.010485    2.308971 v output67/A (sky130_fd_sc_hd__buf_1)
     1    0.001084    0.019306    0.115229    2.424200 v output67/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[20] (net)
                      0.019306    0.000031    2.424231 v wbs_dat_o[20] (out)
                                              2.424231   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.424231   data arrival time
---------------------------------------------------------------------------------------------
                                              3.174231   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[23] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.310556    0.046471    1.965870 v _631_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.074659    0.114338    0.327584    2.293453 v _631_/X (sky130_fd_sc_hd__o211a_4)
                                                         net70 (net)
                      0.126492    0.028301    2.321755 v output70/A (sky130_fd_sc_hd__buf_1)
     1    0.000469    0.015947    0.108811    2.430566 v output70/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[23] (net)
                      0.015947    0.000011    2.430577 v wbs_dat_o[23] (out)
                                              2.430577   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.430577   data arrival time
---------------------------------------------------------------------------------------------
                                              3.180577   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[18] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.310115    0.045677    1.965076 v _587_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082883    0.125898    0.328031    2.293108 v _587_/X (sky130_fd_sc_hd__o211a_4)
                                                         net64 (net)
                      0.141021    0.032905    2.326013 v output64/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.016369    0.113315    2.439328 v output64/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[18] (net)
                      0.016369    0.000011    2.439338 v wbs_dat_o[18] (out)
                                              2.439338   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.439338   data arrival time
---------------------------------------------------------------------------------------------
                                              3.189338   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[14] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332416    0.076894    1.996293 v _553_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.057376    0.094020    0.323828    2.320121 v _553_/X (sky130_fd_sc_hd__o211a_4)
                                                         net60 (net)
                      0.102554    0.021511    2.341631 v output60/A (sky130_fd_sc_hd__buf_1)
     1    0.000462    0.015445    0.098816    2.440448 v output60/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[14] (net)
                      0.015445    0.000011    2.440458 v wbs_dat_o[14] (out)
                                              2.440458   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.440458   data arrival time
---------------------------------------------------------------------------------------------
                                              3.190458   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[17] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.312956    0.050546    1.969945 v _579_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082350    0.125259    0.329579    2.299524 v _579_/X (sky130_fd_sc_hd__o211a_4)
                                                         net63 (net)
                      0.139395    0.031822    2.331346 v output63/A (sky130_fd_sc_hd__buf_1)
     1    0.000560    0.016817    0.113478    2.444824 v output63/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[17] (net)
                      0.016817    0.000016    2.444841 v wbs_dat_o[17] (out)
                                              2.444841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.444841   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194841   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[22] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.311417    0.047977    1.967376 v _621_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.086046    0.127313    0.341352    2.308728 v _621_/X (sky130_fd_sc_hd__o211a_4)
                                                         net69 (net)
                      0.135734    0.025174    2.333902 v output69/A (sky130_fd_sc_hd__buf_1)
     1    0.000461    0.016196    0.111651    2.445553 v output69/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[22] (net)
                      0.016196    0.000011    2.445563 v wbs_dat_o[22] (out)
                                              2.445563   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.445563   data arrival time
---------------------------------------------------------------------------------------------
                                              3.195564   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[19] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.308966    0.043532    1.962931 v _597_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.089618    0.134071    0.329710    2.292641 v _597_/X (sky130_fd_sc_hd__o211a_4)
                                                         net65 (net)
                      0.152735    0.037577    2.330218 v output65/A (sky130_fd_sc_hd__buf_1)
     1    0.000562    0.017248    0.117684    2.447901 v output65/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[19] (net)
                      0.017248    0.000016    2.447918 v wbs_dat_o[19] (out)
                                              2.447918   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.447918   data arrival time
---------------------------------------------------------------------------------------------
                                              3.197918   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[30] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.317513    0.057473    1.976872 v _414_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.080489    0.122013    0.336600    2.313472 v _414_/X (sky130_fd_sc_hd__o211a_4)
                                                         net78 (net)
                      0.132797    0.027943    2.341414 v output78/A (sky130_fd_sc_hd__buf_1)
     1    0.000402    0.015792    0.110324    2.451738 v output78/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[30] (net)
                      0.015792    0.000009    2.451748 v wbs_dat_o[30] (out)
                                              2.451748   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.451748   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201748   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[2] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.333039    0.077640    1.997039 v _449_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027086    0.133089    0.341099    2.338138 v _449_/X (sky130_fd_sc_hd__o211a_1)
                                                         net77 (net)
                      0.133164    0.002918    2.341056 v output77/A (sky130_fd_sc_hd__buf_1)
     1    0.000883    0.018267    0.113732    2.454788 v output77/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[2] (net)
                      0.018267    0.000020    2.454808 v wbs_dat_o[2] (out)
                                              2.454808   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.454808   data arrival time
---------------------------------------------------------------------------------------------
                                              3.204808   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[21] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.306263    0.037915    1.957314 v _613_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.097465    0.143055    0.331782    2.289095 v _613_/X (sky130_fd_sc_hd__o211a_4)
                                                         net68 (net)
                      0.167293    0.044230    2.333325 v output68/A (sky130_fd_sc_hd__buf_1)
     1    0.000567    0.017730    0.122289    2.455615 v output68/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[21] (net)
                      0.017730    0.000016    2.455631 v wbs_dat_o[21] (out)
                                              2.455631   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.455631   data arrival time
---------------------------------------------------------------------------------------------
                                              3.205631   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[1] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.333545    0.078243    1.997642 v _441_/B1 (sky130_fd_sc_hd__o211a_1)
     1    0.027350    0.133937    0.341376    2.339017 v _441_/X (sky130_fd_sc_hd__o211a_1)
                                                         net66 (net)
                      0.134098    0.004133    2.343151 v output66/A (sky130_fd_sc_hd__buf_1)
     1    0.000835    0.018051    0.113697    2.456848 v output66/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[1] (net)
                      0.018051    0.000019    2.456867 v wbs_dat_o[1] (out)
                                              2.456867   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.456867   data arrival time
---------------------------------------------------------------------------------------------
                                              3.206867   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[29] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.318000    0.058172    1.977571 v _406_/C1 (sky130_fd_sc_hd__o211a_4)
     2    0.084020    0.124357    0.330660    2.308231 v _406_/X (sky130_fd_sc_hd__o211a_4)
                                                         net76 (net)
                      0.144275    0.037292    2.345523 v output76/A (sky130_fd_sc_hd__buf_1)
     1    0.000509    0.016713    0.114656    2.460179 v output76/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[29] (net)
                      0.016713    0.000016    2.460194 v wbs_dat_o[29] (out)
                                              2.460194   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.460194   data arrival time
---------------------------------------------------------------------------------------------
                                              3.210194   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[6] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332416    0.076894    1.996293 v _485_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.048708    0.124189    0.347815    2.344109 v _485_/X (sky130_fd_sc_hd__o211a_2)
                                                         net83 (net)
                      0.126215    0.012720    2.356828 v output83/A (sky130_fd_sc_hd__buf_1)
     1    0.000458    0.015878    0.108646    2.465475 v output83/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[6] (net)
                      0.015878    0.000009    2.465484 v wbs_dat_o[6] (out)
                                              2.465484   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.465484   data arrival time
---------------------------------------------------------------------------------------------
                                              3.215484   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[3] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332304    0.076760    1.996159 v _457_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.029413    0.144333    0.346769    2.342927 v _457_/X (sky130_fd_sc_hd__o211a_1)
                                                         net80 (net)
                      0.144664    0.005270    2.348198 v output80/A (sky130_fd_sc_hd__buf_1)
     1    0.000965    0.019040    0.117940    2.466138 v output80/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[3] (net)
                      0.019040    0.000027    2.466165 v wbs_dat_o[3] (out)
                                              2.466165   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.466165   data arrival time
---------------------------------------------------------------------------------------------
                                              3.216165   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[13] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.326053    0.069017    1.988415 v _543_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.082799    0.124741    0.341976    2.330391 v _543_/X (sky130_fd_sc_hd__o211a_4)
                                                         net59 (net)
                      0.134173    0.026365    2.356756 v output59/A (sky130_fd_sc_hd__buf_1)
     1    0.000520    0.016450    0.111569    2.468325 v output59/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[13] (net)
                      0.016450    0.000014    2.468339 v wbs_dat_o[13] (out)
                                              2.468339   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.468339   data arrival time
---------------------------------------------------------------------------------------------
                                              3.218338   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[27] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.316777    0.056402    1.975801 v _665_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.090174    0.133472    0.337256    2.313057 v _665_/X (sky130_fd_sc_hd__o211a_4)
                                                         net74 (net)
                      0.151605    0.037020    2.350077 v output74/A (sky130_fd_sc_hd__buf_1)
     1    0.000917    0.019012    0.119808    2.469884 v output74/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[27] (net)
                      0.019012    0.000026    2.469910 v wbs_dat_o[27] (out)
                                              2.469910   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.469910   data arrival time
---------------------------------------------------------------------------------------------
                                              3.219910   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[5] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.333409    0.078081    1.997480 v _475_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.049252    0.125598    0.348711    2.346191 v _475_/X (sky130_fd_sc_hd__o211a_2)
                                                         net82 (net)
                      0.127829    0.013403    2.359594 v output82/A (sky130_fd_sc_hd__buf_1)
     1    0.000912    0.018251    0.112242    2.471836 v output82/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[5] (net)
                      0.018251    0.000022    2.471858 v wbs_dat_o[5] (out)
                                              2.471858   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.471858   data arrival time
---------------------------------------------------------------------------------------------
                                              3.221858   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[24] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.312395    0.049625    1.969024 v _641_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.098285    0.144434    0.333955    2.302979 v _641_/X (sky130_fd_sc_hd__o211a_4)
                                                         net71 (net)
                      0.169282    0.045029    2.348008 v output71/A (sky130_fd_sc_hd__buf_1)
     1    0.001011    0.020034    0.126082    2.474090 v output71/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[24] (net)
                      0.020034    0.000024    2.474114 v wbs_dat_o[24] (out)
                                              2.474114   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.474114   data arrival time
---------------------------------------------------------------------------------------------
                                              3.224114   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[31] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.318156    0.058396    1.977795 v _422_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.091587    0.134998    0.333483    2.311278 v _422_/X (sky130_fd_sc_hd__o211a_4)
                                                         net79 (net)
                      0.160685    0.044055    2.355333 v output79/A (sky130_fd_sc_hd__buf_1)
     1    0.000476    0.017063    0.119572    2.474906 v output79/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[31] (net)
                      0.017063    0.000014    2.474920 v wbs_dat_o[31] (out)
                                              2.474920   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.474920   data arrival time
---------------------------------------------------------------------------------------------
                                              3.224920   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[16] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.314503    0.052992    1.972391 v _571_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063896    0.156406    0.365334    2.337725 v _571_/X (sky130_fd_sc_hd__o211a_2)
                                                         net62 (net)
                      0.158812    0.015626    2.353351 v output62/A (sky130_fd_sc_hd__buf_1)
     1    0.001046    0.019891    0.123003    2.476354 v output62/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[16] (net)
                      0.019891    0.000030    2.476384 v wbs_dat_o[16] (out)
                                              2.476384   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.476384   data arrival time
---------------------------------------------------------------------------------------------
                                              3.226384   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[15] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.317736    0.057794    1.977193 v _563_/C1 (sky130_fd_sc_hd__o211a_2)
     2    0.073620    0.181103    0.345848    2.323040 v _563_/X (sky130_fd_sc_hd__o211a_2)
                                                         net61 (net)
                      0.187468    0.026841    2.349882 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.000474    0.017895    0.127948    2.477830 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[15] (net)
                      0.017895    0.000011    2.477841 v wbs_dat_o[15] (out)
                                              2.477841   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.477841   data arrival time
---------------------------------------------------------------------------------------------
                                              3.227841   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[4] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332378    0.076849    1.996248 v _465_/B1 (sky130_fd_sc_hd__o211a_1)
     2    0.031941    0.155448    0.354806    2.351053 v _465_/X (sky130_fd_sc_hd__o211a_1)
                                                         net81 (net)
                      0.155890    0.006360    2.357414 v output81/A (sky130_fd_sc_hd__buf_1)
     1    0.000941    0.019266    0.121334    2.478748 v output81/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[4] (net)
                      0.019266    0.000025    2.478773 v wbs_dat_o[4] (out)
                                              2.478773   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.478773   data arrival time
---------------------------------------------------------------------------------------------
                                              3.228773   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[8] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.330348    0.074388    1.993787 v _503_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.052996    0.133738    0.352388    2.346175 v _503_/X (sky130_fd_sc_hd__o211a_2)
                                                         net85 (net)
                      0.136622    0.015679    2.361853 v output85/A (sky130_fd_sc_hd__buf_1)
     1    0.001298    0.020486    0.117635    2.479488 v output85/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[8] (net)
                      0.020486    0.000041    2.479529 v wbs_dat_o[8] (out)
                                              2.479529   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.479529   data arrival time
---------------------------------------------------------------------------------------------
                                              3.229529   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[25] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.314371    0.052788    1.972187 v _649_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.101700    0.148888    0.335134    2.307321 v _649_/X (sky130_fd_sc_hd__o211a_4)
                                                         net72 (net)
                      0.175869    0.047627    2.354949 v output72/A (sky130_fd_sc_hd__buf_1)
     1    0.000541    0.017871    0.124801    2.479749 v output72/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[25] (net)
                      0.017871    0.000016    2.479765 v wbs_dat_o[25] (out)
                                              2.479765   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.479765   data arrival time
---------------------------------------------------------------------------------------------
                                              3.229765   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[26] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.315775    0.054921    1.974320 v _657_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.103843    0.151459    0.336509    2.310829 v _657_/X (sky130_fd_sc_hd__o211a_4)
                                                         net73 (net)
                      0.179836    0.049291    2.360120 v output73/A (sky130_fd_sc_hd__buf_1)
     1    0.000438    0.017469    0.125297    2.485418 v output73/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[26] (net)
                      0.017469    0.000010    2.485428 v wbs_dat_o[26] (out)
                                              2.485428   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.485428   data arrival time
---------------------------------------------------------------------------------------------
                                              3.235428   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[7] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.332939    0.077521    1.996920 v _495_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.057169    0.143047    0.358804    2.355724 v _495_/X (sky130_fd_sc_hd__o211a_2)
                                                         net84 (net)
                      0.146308    0.017248    2.372972 v output84/A (sky130_fd_sc_hd__buf_1)
     1    0.000533    0.016898    0.115465    2.488437 v output84/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[7] (net)
                      0.016898    0.000015    2.488452 v wbs_dat_o[7] (out)
                                              2.488452   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.488452   data arrival time
---------------------------------------------------------------------------------------------
                                              3.238452   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[10] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.327447    0.070787    1.990186 v _519_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.065096    0.160665    0.366499    2.356685 v _519_/X (sky130_fd_sc_hd__o211a_2)
                                                         net56 (net)
                      0.165100    0.021252    2.377937 v output56/A (sky130_fd_sc_hd__buf_1)
     1    0.000516    0.017410    0.121243    2.499179 v output56/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[10] (net)
                      0.017410    0.000014    2.499193 v wbs_dat_o[10] (out)
                                              2.499193   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.499193   data arrival time
---------------------------------------------------------------------------------------------
                                              3.249193   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[9] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.330222    0.074234    1.993633 v _511_/B1 (sky130_fd_sc_hd__o211a_2)
     2    0.063722    0.157694    0.366055    2.359687 v _511_/X (sky130_fd_sc_hd__o211a_2)
                                                         net86 (net)
                      0.161994    0.020725    2.380412 v output86/A (sky130_fd_sc_hd__buf_1)
     1    0.000493    0.017190    0.120101    2.500513 v output86/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[9] (net)
                      0.017190    0.000014    2.500527 v wbs_dat_o[9] (out)
                                              2.500527   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.500527   data arrival time
---------------------------------------------------------------------------------------------
                                              3.250527   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[12] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.327297    0.070597    1.989996 v _535_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.064986    0.160721    0.364335    2.354331 v _535_/X (sky130_fd_sc_hd__o211a_2)
                                                         net58 (net)
                      0.166461    0.023984    2.378315 v output58/A (sky130_fd_sc_hd__buf_1)
     1    0.001103    0.020417    0.125841    2.504156 v output58/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[12] (net)
                      0.020417    0.000033    2.504189 v wbs_dat_o[12] (out)
                                              2.504189   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.504189   data arrival time
---------------------------------------------------------------------------------------------
                                              3.254189   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[28] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.316044    0.055321    1.974720 v _673_/B1 (sky130_fd_sc_hd__o211a_4)
     2    0.112741    0.162222    0.336945    2.311665 v _673_/X (sky130_fd_sc_hd__o211a_4)
                                                         net75 (net)
                      0.199362    0.058686    2.370351 v output75/A (sky130_fd_sc_hd__buf_1)
     1    0.000975    0.020786    0.135377    2.505729 v output75/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[28] (net)
                      0.020786    0.000029    2.505758 v wbs_dat_o[28] (out)
                                              2.505758   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.505758   data arrival time
---------------------------------------------------------------------------------------------
                                              3.255758   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by wb_clk_i)
Endpoint: wbs_dat_o[11] (output port clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002509    0.000000    0.000000    1.000000 v wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.000133    0.000067    1.000067 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     4    0.076479    0.155444    0.212585    1.212652 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.160208    0.021521    1.234172 v _378_/A (sky130_fd_sc_hd__and2_2)
     3    0.047865    0.127101    0.311659    1.545831 v _378_/X (sky130_fd_sc_hd__and2_2)
                                                         i_ram_wb_controller.EN (net)
                      0.127329    0.003232    1.549063 v _405_/B (sky130_fd_sc_hd__and2_4)
    32    0.245829    0.298955    0.370336    1.919399 v _405_/X (sky130_fd_sc_hd__and2_4)
                                                         _020_ (net)
                      0.329446    0.073280    1.992679 v _527_/B1 (sky130_fd_sc_hd__o211a_2)
     1    0.067675    0.163964    0.377643    2.370321 v _527_/X (sky130_fd_sc_hd__o211a_2)
                                                         net57 (net)
                      0.166986    0.017841    2.388162 v output57/A (sky130_fd_sc_hd__buf_1)
     1    0.000519    0.017482    0.121853    2.510015 v output57/X (sky130_fd_sc_hd__buf_1)
                                                         wbs_dat_o[11] (net)
                      0.017482    0.000011    2.510026 v wbs_dat_o[11] (out)
                                              2.510026   data arrival time

                                  0.000000    0.000000   clock wb_clk_i (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -2.510026   data arrival time
---------------------------------------------------------------------------------------------
                                              3.260026   slack (MET)



