
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_1";
mvm_20_20_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_1' with
	the parameters "20,20,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "5,20". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP20 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g1' with
	the parameters "1,20,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1012 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP20'
  Processing 'multipath_k20_p20_b20_g1'
  Processing 'mvm_20_20_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Processing 'increaser_b5_TOP20_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:48  245061.8      1.44     579.9   31664.7                          
    0:00:48  245061.8      1.44     579.9   31664.7                          
    0:00:48  245397.0      1.44     579.9   31664.7                          
    0:00:48  245724.1      1.44     579.9   31664.7                          
    0:00:48  246051.3      1.44     579.9   31664.7                          
    0:00:48  246378.5      1.44     579.9   31664.7                          
    0:00:48  246705.7      1.44     579.9   31664.7                          
    0:00:48  247032.9      1.44     579.9   31664.7                          
    0:00:49  247683.5      1.44     577.7   28249.2                          
    0:01:19  249724.5      0.72     219.1    2765.2                          
    0:01:20  249724.5      0.72     219.1    2765.2                          
    0:01:20  249724.5      0.72     219.1    2765.2                          
    0:01:20  249725.1      0.72     219.1    2765.2                          
    0:01:21  249725.1      0.72     219.1    2765.2                          
    0:01:46  198279.9      0.73     151.5     317.0                          
    0:01:49  198204.6      0.71     149.4     262.2                          
    0:01:54  198210.7      0.68     147.3     253.8                          
    0:01:55  198223.7      0.67     144.6     235.0                          
    0:01:59  198228.5      0.65     142.7     223.2                          
    0:02:01  198241.0      0.64     140.3     213.4                          
    0:02:02  198244.5      0.62     137.9     201.6                          
    0:02:03  198258.8      0.61     135.9     194.6                          
    0:02:04  198271.6      0.60     133.8     180.7                          
    0:02:05  198283.6      0.59     132.0     173.8                          
    0:02:06  198297.9      0.57     130.4     170.4                          
    0:02:07  198314.7      0.56     128.9     167.0                          
    0:02:08  198328.8      0.55     127.9     165.3                          
    0:02:08  198115.7      0.55     127.9     165.3                          
    0:02:08  198115.7      0.55     127.9     165.3                          
    0:02:09  198109.6      0.55     127.0      97.1                          
    0:02:10  198109.1      0.55     126.8      42.6                          
    0:02:11  198109.9      0.55     126.8      11.9                          
    0:02:11  198112.5      0.55     126.8       0.0                          
    0:02:11  198112.5      0.55     126.8       0.0                          
    0:02:11  198112.5      0.55     126.8       0.0                          
    0:02:11  198112.5      0.55     126.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:12  198112.5      0.55     126.8       0.0                          
    0:02:12  198142.6      0.53     125.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:12  198167.6      0.52     123.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  198183.3      0.51     122.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:12  198198.7      0.50     122.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:12  198226.4      0.50     119.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  198260.4      0.50     117.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  198290.5      0.50     114.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  198322.1      0.50     112.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198354.6      0.50     110.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198390.0      0.50     107.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  198419.8      0.50     105.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198437.3      0.49     104.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198458.1      0.48     103.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198470.6      0.48     103.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198491.9      0.47     102.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:13  198524.0      0.47     102.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:13  198542.7      0.46     101.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198580.4      0.46      99.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198613.7      0.46      97.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198634.4      0.46      96.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198654.4      0.46      95.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198675.9      0.45      93.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  198694.8      0.45      92.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198709.2      0.45      92.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:14  198726.2      0.45      92.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:14  198742.4      0.44      91.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:14  198751.7      0.44      91.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:15  198756.3      0.44      91.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198761.0      0.44      91.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198774.9      0.43      90.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198796.4      0.43      89.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:15  198817.7      0.43      89.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:15  198828.6      0.43      88.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198848.3      0.43      87.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198865.1      0.43      86.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:15  198876.5      0.43      86.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198889.5      0.42      85.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198900.7      0.42      84.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198913.2      0.42      84.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:16  198933.2      0.42      83.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198960.0      0.42      82.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  198967.7      0.41      81.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:16  198989.0      0.41      80.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  198999.4      0.41      80.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199022.3      0.41      78.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199032.1      0.41      77.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  199043.5      0.41      77.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:16  199060.3      0.40      77.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199074.1      0.40      76.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199087.2      0.40      76.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199105.8      0.40      75.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199118.8      0.39      74.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199124.4      0.39      74.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199133.7      0.39      74.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199146.0      0.38      73.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199155.8      0.38      73.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:17  199171.0      0.38      72.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  199182.7      0.38      72.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:17  199201.0      0.38      71.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199221.2      0.38      70.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199230.8      0.38      70.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199244.6      0.37      69.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199258.7      0.37      69.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199274.4      0.37      69.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199288.5      0.37      68.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199294.9      0.36      68.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:18  199308.5      0.36      67.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  199322.6      0.36      66.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199339.3      0.36      66.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:18  199357.4      0.36      65.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199368.1      0.36      65.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199381.4      0.36      64.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199405.0      0.36      63.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199407.4      0.35      63.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:19  199410.4      0.35      63.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:19  199422.9      0.35      63.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199434.8      0.35      62.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199452.1      0.35      62.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:19  199463.0      0.35      61.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:19  199476.6      0.35      60.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  199486.7      0.35      60.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199492.8      0.35      59.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199513.0      0.35      58.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199523.4      0.35      58.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199524.5      0.34      58.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199532.2      0.34      58.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199548.4      0.34      57.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199553.2      0.34      57.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199562.2      0.34      57.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:20  199582.7      0.34      56.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199600.3      0.33      56.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:20  199608.8      0.33      55.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  199621.3      0.33      55.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199641.0      0.33      54.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199656.1      0.33      53.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199663.6      0.33      53.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199669.4      0.33      52.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199672.4      0.33      52.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199691.0      0.32      52.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199701.9      0.32      51.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199714.4      0.32      51.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  199721.0      0.32      51.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:21  199730.6      0.32      50.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:21  199742.6      0.32      50.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:22  199743.9      0.32      50.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199754.6      0.31      50.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199771.1      0.31      50.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199785.4      0.31      50.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199800.6      0.31      49.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:02:22  199806.7      0.31      49.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:22  199823.5      0.31      48.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199830.1      0.31      48.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:22  199840.7      0.31      48.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:23  199848.7      0.31      48.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199862.8      0.30      47.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199875.9      0.30      46.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199880.4      0.30      46.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199891.0      0.30      46.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199897.1      0.30      46.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199903.5      0.29      45.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199913.6      0.29      45.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199929.1      0.29      45.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:23  199941.0      0.29      44.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:23  199947.1      0.29      44.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:23  199956.2      0.29      44.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:24  199967.9      0.29      44.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199977.2      0.29      43.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199983.6      0.28      43.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:24  199991.0      0.28      43.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200001.9      0.28      42.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200012.0      0.28      42.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200015.5      0.28      42.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200023.5      0.27      42.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200034.4      0.27      42.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200037.1      0.27      41.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200048.8      0.27      41.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:24  200052.2      0.27      41.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  200060.7      0.27      41.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200070.0      0.27      41.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200075.1      0.27      41.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200080.7      0.27      40.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200086.0      0.27      40.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:25  200096.9      0.27      40.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200105.9      0.26      40.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200108.9      0.26      40.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200123.8      0.26      40.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200141.6      0.26      39.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200150.6      0.26      39.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:25  200160.7      0.26      38.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  200164.5      0.26      38.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200169.5      0.26      38.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200192.9      0.26      37.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200200.4      0.26      37.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200206.5      0.26      37.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200220.3      0.26      36.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200238.4      0.26      36.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200239.5      0.26      36.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200245.3      0.25      35.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:26  200260.8      0.25      35.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200278.6      0.25      34.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200282.8      0.25      34.6       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:26  200290.5      0.25      34.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200290.5      0.25      34.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200298.5      0.25      34.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200299.6      0.25      34.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200303.3      0.25      34.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200305.2      0.25      34.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200308.4      0.24      34.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200312.1      0.24      33.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200317.1      0.24      33.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:27  200320.3      0.24      33.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200325.1      0.24      33.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200335.5      0.24      33.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200341.1      0.24      32.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:27  200355.2      0.24      32.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:27  200358.9      0.24      32.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200372.7      0.24      32.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200372.7      0.24      32.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200375.1      0.24      32.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200378.6      0.24      32.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200381.0      0.24      31.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200385.8      0.24      31.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200391.1      0.23      31.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200393.5      0.23      31.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200393.5      0.23      31.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  200404.4      0.23      31.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:28  200413.2      0.23      31.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:28  200415.0      0.23      31.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200417.7      0.23      31.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200427.3      0.23      30.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200433.1      0.23      30.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200439.5      0.23      30.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200444.3      0.23      30.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200451.7      0.22      29.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:29  200458.4      0.22      29.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200464.0      0.22      29.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200469.3      0.22      29.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:29  200475.4      0.21      28.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  200489.3      0.21      28.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200500.7      0.21      28.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200511.9      0.21      27.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200519.8      0.21      27.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200527.6      0.21      27.2       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:30  200537.9      0.20      26.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200544.8      0.20      26.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200551.0      0.20      26.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200554.2      0.20      26.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:30  200556.0      0.20      26.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200563.7      0.20      26.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200567.2      0.20      25.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200574.6      0.20      25.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:30  200585.8      0.19      25.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200588.5      0.19      25.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200594.6      0.19      25.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200602.6      0.19      25.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200612.7      0.19      24.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  200622.0      0.19      24.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200631.3      0.19      24.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:31  200633.7      0.19      23.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200641.1      0.19      23.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200644.3      0.19      23.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200650.4      0.19      23.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200653.4      0.18      23.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:31  200663.5      0.18      23.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:31  200666.7      0.18      22.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200671.5      0.18      22.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200683.4      0.18      22.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200686.1      0.18      22.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200691.4      0.18      22.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200695.7      0.18      21.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200702.1      0.18      21.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200706.8      0.18      21.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200714.3      0.17      21.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200720.7      0.17      21.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:32  200728.7      0.17      21.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200734.2      0.17      21.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:32  200739.0      0.17      21.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  200746.7      0.17      21.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200753.1      0.17      20.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200756.3      0.17      20.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200762.4      0.17      20.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200768.8      0.17      20.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200772.8      0.17      20.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  200781.6      0.17      20.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200789.3      0.17      20.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200794.4      0.17      19.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200803.4      0.17      19.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:33  200811.1      0.17      19.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:33  200818.8      0.16      19.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200828.7      0.16      19.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:33  200833.5      0.16      19.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  200839.0      0.16      19.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200845.7      0.16      19.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200854.2      0.16      19.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200856.6      0.16      19.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200857.4      0.16      19.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200859.3      0.16      19.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200867.5      0.16      19.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200873.4      0.16      18.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200876.5      0.16      18.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200883.7      0.16      18.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:34  200890.4      0.16      18.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:34  200897.6      0.16      18.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  200900.0      0.16      18.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:34  200905.5      0.16      18.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200907.7      0.16      18.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200908.7      0.16      18.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200916.2      0.16      18.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200918.0      0.16      18.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200925.8      0.15      18.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200929.5      0.15      17.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200937.5      0.15      17.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200943.0      0.15      17.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:35  200944.4      0.15      17.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200952.6      0.15      17.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200961.7      0.15      17.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200971.0      0.15      17.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  200977.9      0.15      17.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:35  200983.7      0.15      17.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  200988.0      0.15      17.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  200990.7      0.15      17.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:36  200993.1      0.15      17.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:36  201001.0      0.15      16.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  201009.5      0.15      16.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  201011.4      0.15      16.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  201013.8      0.14      16.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:36  201021.3      0.14      16.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:36  201027.6      0.14      16.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:36  201031.9      0.14      16.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:36  201036.9      0.14      16.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:36  201043.9      0.14      16.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:36  201054.5      0.14      16.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201060.9      0.14      16.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201066.7      0.14      16.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201073.1      0.14      15.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201079.5      0.14      15.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201084.6      0.14      15.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  201089.9      0.14      15.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201094.4      0.14      15.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201100.0      0.14      15.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:37  201106.9      0.14      15.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201113.3      0.14      15.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201118.9      0.14      15.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201123.4      0.14      15.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:37  201130.3      0.14      15.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:37  201137.5      0.14      15.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:37  201143.6      0.14      15.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201150.0      0.13      15.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201153.2      0.13      15.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201155.8      0.13      15.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201162.8      0.13      14.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201168.1      0.13      14.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201173.1      0.13      14.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  201175.8      0.13      14.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201184.8      0.13      14.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201190.7      0.13      14.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201194.4      0.13      14.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201198.4      0.13      14.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:38  201201.6      0.13      14.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:38  201209.8      0.13      14.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:38  201216.2      0.13      14.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201220.0      0.13      14.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201226.6      0.13      14.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201230.9      0.13      14.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201235.4      0.13      14.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201242.8      0.13      14.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201249.7      0.13      14.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201254.3      0.13      13.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201258.3      0.13      13.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201264.4      0.13      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201271.0      0.13      13.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:39  201276.1      0.13      13.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201280.3      0.12      13.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201285.1      0.12      13.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:39  201291.0      0.12      13.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:39  201296.6      0.12      13.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  201302.7      0.12      13.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201306.9      0.12      13.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:40  201312.3      0.12      13.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:40  201317.0      0.12      13.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201323.4      0.12      13.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201331.7      0.12      13.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201332.5      0.12      13.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:40  201333.3      0.12      13.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201335.7      0.12      13.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201338.3      0.12      13.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201338.3      0.12      13.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201341.0      0.12      12.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:40  201345.0      0.12      12.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:40  201352.2      0.12      12.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201352.2      0.12      12.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201354.3      0.12      12.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201356.1      0.12      12.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201360.9      0.12      12.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201365.5      0.12      12.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201367.8      0.12      12.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201369.4      0.12      12.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:41  201376.6      0.12      12.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201381.9      0.12      12.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:41  201385.4      0.12      12.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:41  201390.2      0.12      12.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201392.3      0.11      12.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:41  201396.0      0.11      12.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201401.1      0.11      12.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201401.9      0.11      12.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201406.4      0.11      12.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201408.5      0.11      12.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201412.5      0.11      12.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201417.6      0.11      12.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201420.0      0.11      11.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201424.8      0.11      11.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201428.2      0.11      11.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:42  201430.6      0.11      11.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201434.9      0.11      11.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:42  201437.0      0.11      11.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:42  201439.9      0.11      11.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:42  201441.3      0.11      11.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:43  201441.8      0.11      11.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201445.0      0.11      11.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201445.0      0.11      11.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201450.0      0.11      11.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201454.6      0.11      11.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:43  201460.2      0.11      11.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201460.7      0.11      11.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:43  201460.2      0.11      11.6       0.0                          
    0:02:46  201469.5      0.11      11.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:46  201471.9      0.11      11.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201474.5      0.11      11.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:46  201484.1      0.11      11.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201486.8      0.11      11.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:46  201487.8      0.11      11.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201490.2      0.11      11.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201493.4      0.11      11.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201501.1      0.11      11.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201508.0      0.11      10.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201512.3      0.11      10.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201517.1      0.11      10.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201527.4      0.11      10.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:47  201530.9      0.11      10.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201533.6      0.11      10.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:47  201537.3      0.11      10.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201538.4      0.11      10.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:48  201551.7      0.11      10.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201561.8      0.11      10.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201564.4      0.11      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201567.3      0.10      10.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201585.2      0.10      10.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201585.2      0.10      10.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201594.2      0.10       9.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201595.3      0.10       9.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201597.7      0.10       9.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201603.0      0.10       9.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:48  201604.3      0.10       9.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201603.8      0.10       9.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:48  201607.5      0.10       9.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:48  201610.2      0.10       9.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201613.9      0.10       9.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201617.4      0.10       9.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201626.4      0.10       9.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:49  201631.5      0.10       9.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201640.8      0.10       9.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201645.3      0.10       9.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:49  201649.5      0.10       9.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:49  201649.8      0.10       9.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:49  201651.4      0.10       9.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201659.9      0.10       9.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201659.9      0.10       9.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201675.6      0.10       9.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  201679.6      0.10       8.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:49  201683.3      0.10       8.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:49  201685.5      0.10       8.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201687.0      0.10       8.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:50  201690.8      0.09       8.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201694.0      0.09       8.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201703.5      0.09       8.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201712.6      0.09       8.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:50  201716.6      0.09       8.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201731.5      0.09       8.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201733.1      0.09       8.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201737.6      0.09       8.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:02:50  201737.1      0.09       8.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:50  201741.0      0.09       8.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  201743.4      0.09       8.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201746.1      0.09       8.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201748.2      0.09       8.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201749.6      0.09       8.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201757.5      0.09       8.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:51  201763.4      0.09       8.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201763.4      0.09       8.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201767.1      0.09       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201778.8      0.09       7.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201782.3      0.09       7.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  201784.7      0.09       7.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:51  201787.3      0.09       7.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201791.9      0.09       7.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201794.2      0.09       7.6       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201800.6      0.09       7.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201815.5      0.09       7.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201827.0      0.09       7.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201827.5      0.09       7.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:52  201832.0      0.09       7.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201836.8      0.08       7.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201837.6      0.08       7.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201844.8      0.08       7.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201849.0      0.08       7.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:52  201853.0      0.08       7.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  201859.7      0.08       7.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201861.0      0.08       7.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201869.8      0.08       7.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201884.7      0.08       6.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201887.1      0.08       6.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201891.9      0.08       6.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201891.6      0.08       6.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201895.3      0.08       6.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201899.3      0.08       6.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201902.2      0.08       6.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:53  201907.8      0.08       6.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  201916.9      0.08       6.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201916.9      0.08       6.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:53  201918.7      0.08       6.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201918.7      0.08       6.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201918.7      0.08       6.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201919.5      0.08       6.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201920.3      0.08       6.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201926.4      0.08       6.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201931.5      0.08       6.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201932.3      0.08       6.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201941.9      0.08       6.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201947.5      0.08       6.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:02:54  201949.9      0.08       6.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  201954.9      0.08       6.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:54  201959.2      0.08       6.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201965.6      0.08       6.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:55  201967.4      0.08       6.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201976.5      0.07       6.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201977.3      0.07       6.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201978.9      0.07       6.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201979.6      0.07       6.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201979.6      0.07       6.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201983.1      0.07       6.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:55  201983.9      0.07       6.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:02:55  201983.9      0.07       6.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201983.9      0.07       6.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201983.9      0.07       6.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:55  201989.5      0.07       5.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  201991.1      0.07       5.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:56  201994.3      0.07       5.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:56  202003.6      0.07       5.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202005.7      0.07       5.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:56  202006.8      0.07       5.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:56  202012.6      0.07       5.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202016.9      0.07       5.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202018.2      0.07       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:56  202023.8      0.07       5.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:56  202024.6      0.07       5.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202033.6      0.07       5.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202037.1      0.07       5.6       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:56  202042.7      0.07       5.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  202044.3      0.07       5.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202044.3      0.07       5.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202045.9      0.07       5.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202049.6      0.07       5.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202055.5      0.07       5.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202058.7      0.07       5.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:57  202060.8      0.07       5.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202063.7      0.07       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202068.5      0.07       5.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202072.7      0.07       5.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202081.0      0.06       5.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:57  202082.3      0.06       5.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202083.1      0.06       5.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:57  202085.0      0.06       5.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  202089.2      0.06       5.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202102.5      0.06       5.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202116.1      0.06       5.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202116.9      0.06       5.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202120.4      0.06       5.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202124.6      0.06       5.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202129.7      0.06       5.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:02:58  202142.7      0.06       4.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202144.0      0.06       4.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202148.3      0.06       4.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:58  202148.3      0.06       4.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202149.9      0.06       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:58  202153.1      0.06       4.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  202156.3      0.06       4.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  202156.3      0.06       4.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202156.3      0.06       4.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202158.4      0.06       4.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202162.7      0.06       4.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:59  202169.0      0.06       4.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  202169.8      0.06       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202169.8      0.06       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202170.6      0.06       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202173.6      0.06       4.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  202176.0      0.06       4.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:59  202176.8      0.06       4.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202177.8      0.06       4.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:59  202178.1      0.06       4.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202187.9      0.06       4.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:03:00  202192.2      0.06       4.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202203.1      0.06       4.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202213.2      0.06       4.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:00  202214.0      0.06       4.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202216.9      0.06       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202218.0      0.06       4.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202221.2      0.06       4.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202228.1      0.06       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202238.7      0.06       4.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  202243.5      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:00  202244.6      0.06       4.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  202249.4      0.05       4.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202252.8      0.05       4.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202252.8      0.05       4.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  202255.2      0.05       4.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202258.7      0.05       4.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  202264.8      0.05       4.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  202270.9      0.05       4.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202273.3      0.05       3.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  202273.3      0.05       3.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202275.7      0.05       3.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:01  202278.1      0.05       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202282.9      0.05       3.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202285.5      0.05       3.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202287.1      0.05       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202294.6      0.05       3.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202298.8      0.05       3.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202305.5      0.05       3.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202308.2      0.05       3.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202311.4      0.05       3.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202316.9      0.05       3.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202323.9      0.05       3.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202338.2      0.05       3.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202339.5      0.05       3.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202345.4      0.05       3.5      24.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202350.7      0.05       3.5      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:02  202350.7      0.05       3.5      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202353.9      0.05       3.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202354.4      0.05       3.5      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202356.3      0.05       3.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:03:03  202356.6      0.05       3.5      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202364.6      0.05       3.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202371.2      0.05       3.3      24.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202372.5      0.05       3.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  202372.5      0.05       3.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202374.7      0.05       3.3      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202376.3      0.05       3.3      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202378.9      0.05       3.2      24.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202384.5      0.05       3.2      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202385.3      0.05       3.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202391.9      0.04       3.2      24.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202397.3      0.04       3.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202399.7      0.04       3.2      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202402.3      0.04       3.1      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202406.3      0.04       3.1      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202407.6      0.04       3.1      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:04  202420.9      0.04       3.1      48.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202423.3      0.04       3.0      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:04  202426.8      0.04       3.0      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202432.6      0.04       3.0      48.4 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202435.3      0.04       3.0      48.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202438.0      0.04       3.0      48.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202441.2      0.04       3.0      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202445.4      0.04       2.9      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202446.2      0.04       2.9      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202451.0      0.04       2.9      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202456.3      0.04       2.9      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202460.6      0.04       2.8      48.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202461.6      0.04       2.8      48.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202464.8      0.04       2.8      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202465.9      0.04       2.8      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:05  202468.6      0.04       2.8      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:05  202469.4      0.04       2.8      48.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  202471.7      0.04       2.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202475.7      0.04       2.7      48.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202478.1      0.04       2.7      48.4 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202480.3      0.04       2.7      48.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202482.7      0.04       2.6      48.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202486.9      0.04       2.6      48.4 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202493.0      0.04       2.6      48.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202497.6      0.04       2.5      48.4 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202502.3      0.03       2.5      48.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202506.6      0.03       2.5      48.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202510.1      0.03       2.5      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202514.6      0.03       2.5      48.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202521.2      0.03       2.4      48.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  202525.5      0.03       2.4      48.4 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202530.3      0.03       2.3      48.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:06  202535.6      0.03       2.3      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202539.6      0.03       2.3      48.4 path/path/path/genblk1.add_in_reg[39]/D
    0:03:07  202553.7      0.03       2.3      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202555.3      0.03       2.2      72.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202560.9      0.03       2.2      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202567.5      0.03       2.2      72.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202569.6      0.03       2.2      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202576.8      0.03       2.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202582.7      0.03       2.2      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:07  202587.2      0.03       2.1      72.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202592.0      0.03       2.1      72.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202594.4      0.03       2.1      72.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:07  202597.6      0.03       2.1      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202606.1      0.03       2.0      72.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:07  202615.9      0.03       2.0      96.9 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202621.8      0.03       2.0      96.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202628.7      0.03       1.9      96.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202630.3      0.03       1.9      96.9 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202636.4      0.03       1.9      96.9 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202637.2      0.03       1.8      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202646.2      0.03       1.8      96.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202648.9      0.03       1.7      96.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202656.4      0.03       1.7      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202664.3      0.03       1.7      96.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202668.6      0.02       1.7      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202673.1      0.02       1.7      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202675.8      0.02       1.6      96.9 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202679.2      0.02       1.6      96.9 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:08  202684.0      0.02       1.6      96.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:08  202690.4      0.02       1.6      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202701.6      0.02       1.5     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:09  202704.8      0.02       1.5     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202709.0      0.02       1.5     121.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202712.7      0.02       1.4     121.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202717.0      0.02       1.4     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202720.2      0.02       1.4     121.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202734.0      0.02       1.4     145.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202740.9      0.02       1.3     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202748.1      0.02       1.3     145.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202754.8      0.02       1.2     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202759.8      0.02       1.2     145.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202763.3      0.02       1.2     145.3 path/path/path/genblk1.add_in_reg[39]/D
    0:03:09  202767.8      0.02       1.2     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202773.9      0.02       1.2     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:09  202775.5      0.02       1.1     145.3 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:09  202779.0      0.02       1.1     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202781.4      0.02       1.1     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202783.5      0.02       1.1     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202784.3      0.02       1.1     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202786.2      0.02       1.1     145.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202786.2      0.02       1.1     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202787.8      0.02       1.1     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202790.2      0.02       1.1     145.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202790.9      0.02       1.1     145.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202793.3      0.02       1.1     145.3 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202794.1      0.02       1.1     145.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202793.9      0.02       1.1     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202794.7      0.02       1.1     145.3 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202794.7      0.02       1.1     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  202796.8      0.02       1.0     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202797.3      0.02       1.0     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:10  202798.9      0.02       1.0     145.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  202800.8      0.02       1.0     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202801.9      0.02       1.0     145.3 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202802.4      0.02       1.0     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202807.2      0.02       1.0     145.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:11  202808.8      0.02       0.9     145.3 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202809.6      0.02       0.9     145.3 path/path/path/genblk1.add_in_reg[39]/D
    0:03:11  202809.6      0.02       0.9     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:11  202809.6      0.02       0.9     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202810.1      0.02       0.9     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:12  202810.1      0.02       0.9     145.3                          
    0:03:15  198478.0      0.02       0.9     145.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:15  198478.0      0.02       0.9     145.3                          
    0:03:15  198429.6      0.02       0.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:15  198433.1      0.02       0.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:15  198437.1      0.02       0.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:15  198441.3      0.02       0.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:15  198446.1      0.02       0.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  198446.6      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:15  198450.9      0.02       0.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  198454.1      0.02       0.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:15  198455.1      0.02       0.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  198456.2      0.02       0.8       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:15  198456.7      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198456.7      0.02       0.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198456.7      0.02       0.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198459.9      0.02       0.7       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198459.9      0.01       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198462.9      0.01       0.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198466.1      0.01       0.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198467.7      0.01       0.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198468.4      0.01       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198468.4      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198469.0      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198469.0      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198473.0      0.01       0.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198474.3      0.01       0.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:16  198474.8      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:16  198479.6      0.01       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198483.9      0.01       0.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198488.7      0.01       0.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198489.7      0.01       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198489.7      0.01       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  198492.1      0.01       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:17  198492.1      0.01       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198492.9      0.01       0.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198494.3      0.01       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198494.3      0.01       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:17  198495.8      0.01       0.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:18  198495.8      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:18  198497.2      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:18  198496.9      0.01       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:18  198499.3      0.01       0.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:18  198499.3      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:18  198501.7      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:18  198501.4      0.01       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:18  198501.4      0.01       0.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:18  198501.4      0.01       0.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:18  198502.2      0.01       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:18  198502.8      0.01       0.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  198504.4      0.01       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  198507.6      0.01       0.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198512.3      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198513.7      0.01       0.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198516.9      0.01       0.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  198517.7      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198517.1      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198516.9      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198520.1      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  198520.1      0.01       0.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  198521.9      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:19  198522.4      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:20  198522.4      0.01       0.4       0.0                          
    0:03:20  198522.4      0.01       0.4       0.0                          
    0:03:27  195215.5      0.01       0.4       0.0                          
    0:03:30  193193.9      0.01       0.4       0.0                          
    0:03:31  192889.6      0.01       0.4       0.0                          
    0:03:32  192652.6      0.01       0.4       0.0                          
    0:03:34  192396.5      0.01       0.4       0.0                          
    0:03:34  192203.9      0.01       0.4       0.0                          
    0:03:35  192011.3      0.01       0.4       0.0                          
    0:03:36  191818.7      0.01       0.4       0.0                          
    0:03:36  191626.7      0.01       0.4       0.0                          
    0:03:37  191434.6      0.01       0.4       0.0                          
    0:03:38  191242.6      0.01       0.4       0.0                          
    0:03:39  190992.0      0.01       0.4       0.0                          
    0:03:40  190837.2      0.01       0.4       0.0                          
    0:03:41  190687.7      0.01       0.4       0.0                          
    0:03:42  190591.4      0.01       0.4       0.0                          
    0:03:42  190489.8      0.01       0.4       0.0                          
    0:03:42  190489.8      0.01       0.4       0.0                          
    0:03:43  190489.8      0.01       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190490.6      0.01       0.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190495.4      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190495.6      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190497.5      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:43  190499.6      0.01       0.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190500.4      0.01       0.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:43  190501.7      0.01       0.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190504.1      0.01       0.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:43  190508.9      0.01       0.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190510.0      0.01       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190512.7      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190514.3      0.01       0.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  190520.6      0.01       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  190521.4      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190524.4      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  190524.4      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:44  190525.7      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190525.7      0.01       0.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190525.4      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:44  190526.2      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190528.9      0.01       0.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:03:45  190531.5      0.01       0.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:46  190531.5      0.01       0.3       0.0                          
    0:03:47  190316.9      0.06       1.0       0.0                          
    0:03:47  190303.0      0.06       1.0       0.0                          
    0:03:48  190303.0      0.06       1.0       0.0                          
    0:03:48  190303.0      0.06       1.0       0.0                          
    0:03:48  190303.0      0.06       1.0       0.0                          
    0:03:48  190303.0      0.06       1.0       0.0                          
    0:03:48  190303.0      0.06       1.0       0.0                          
    0:03:48  190320.6      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:48  190325.9      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:48  190328.6      0.01       0.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190328.6      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190328.6      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190329.9      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190332.6      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190333.6      0.01       0.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190333.6      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190333.6      0.01       0.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:49  190333.6      0.01       0.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:03:49  190335.0      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:03:50  190337.1      0.01       0.2       0.0                          
    0:03:50  190331.0      0.01       0.2       0.0                          
    0:03:50  190287.6      0.01       0.2       0.0                          
    0:03:50  190231.2      0.01       0.2       0.0                          
    0:03:51  190196.1      0.01       0.2       0.0                          
    0:03:51  190158.9      0.01       0.2       0.0                          
    0:03:51  190097.4      0.01       0.2       0.0                          
    0:03:51  190055.7      0.01       0.2       0.0                          
    0:03:51  190007.8      0.01       0.2       0.0                          
    0:03:54  189907.5      0.01       0.2       0.0                          
    0:03:54  189861.2      0.01       0.2       0.0                          
    0:03:54  189827.2      0.01       0.2       0.0                          
    0:03:54  189775.6      0.01       0.2       0.0                          
    0:03:54  189730.6      0.01       0.2       0.0                          
    0:03:55  189678.5      0.01       0.2       0.0                          
    0:03:55  189631.9      0.01       0.2       0.0                          
    0:03:55  189592.3      0.01       0.2       0.0                          
    0:03:55  189466.2      0.01       0.2       0.0                          
    0:03:56  189313.0      0.01       0.2       0.0                          
    0:03:56  189160.6      0.01       0.2       0.0                          
    0:03:57  189008.2      0.01       0.2       0.0                          
    0:03:57  188854.9      0.01       0.2       0.0                          
    0:03:57  188702.5      0.01       0.2       0.0                          
    0:03:58  188550.1      0.01       0.2       0.0                          
    0:03:58  188396.9      0.01       0.2       0.0                          
    0:03:58  188244.5      0.01       0.2       0.0                          
    0:03:59  188104.0      0.01       0.2       0.0                          
    0:03:59  187964.4      0.01       0.2       0.0                          
    0:04:00  187829.8      0.01       0.2       0.0                          
    0:04:00  187695.4      0.01       0.2       0.0                          
    0:04:01  187559.3      0.01       0.2       0.0                          
    0:04:01  187410.8      0.01       0.3       0.0                          
    0:04:01  187339.0      0.01       0.3       0.0                          
    0:04:02  187247.8      0.01       0.3       0.0                          
    0:04:02  187222.0      0.01       0.3       0.0                          
    0:04:02  187180.7      0.01       0.3       0.0                          
    0:04:03  187080.5      0.01       0.3       0.0                          
    0:04:04  187024.6      0.01       0.3       0.0                          
    0:04:04  187020.6      0.01       0.3       0.0                          
    0:04:04  187017.1      0.01       0.3       0.0                          
    0:04:04  187014.8      0.01       0.3       0.0                          
    0:04:05  187012.4      0.01       0.3       0.0                          
    0:04:05  187003.6      0.01       0.3       0.0                          
    0:04:05  186993.7      0.01       0.3       0.0                          
    0:04:08  186992.9      0.01       0.3       0.0                          
    0:04:08  186968.2      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186967.9      0.06       0.8       0.0                          
    0:04:09  186978.3      0.01       0.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186980.2      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:09  186984.4      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186990.0      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186990.0      0.01       0.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186990.5      0.01       0.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186992.9      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186992.9      0.01       0.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186993.7      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186993.7      0.01       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186997.2      0.01       0.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186998.3      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186998.0      0.01       0.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  186998.0      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186999.3      0.01       0.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:10  186999.3      0.01       0.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187006.2      0.01       0.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187007.0      0.01       0.2       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:11  187008.4      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187011.3      0.01       0.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187011.6      0.01       0.2       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:11  187011.6      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187011.6      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187013.2      0.01       0.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187013.4      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187016.1      0.01       0.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187022.5      0.01       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187028.1      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  187030.2      0.00       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:11  187031.5      0.00       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  187032.0      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187038.4      0.00       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  187038.4      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187038.4      0.00       0.1       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:12  187039.8      0.00       0.1       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:12  187039.8      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187040.6      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:12  187040.6      0.00       0.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187040.6      0.00       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187040.8      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187041.9      0.00       0.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187044.3      0.00       0.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187044.3      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187044.8      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:13  187046.4      0.00       0.1       0.0                          
    0:04:14  187047.2      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187047.7      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:14  187047.7      0.00       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  187050.4      0.00       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  187050.9      0.00       0.1       0.0 path/genblk1[18].path/path/add_out_reg[39]/D
    0:04:15  187052.3      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187056.3      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187056.5      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187056.8      0.00       0.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187057.6      0.00       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187062.6      0.00       0.0       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:15  187063.4      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187064.8      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187065.6      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187069.6      0.00       0.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:15  187071.4      0.00       0.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187074.1      0.00       0.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187074.9      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  187075.7      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187077.5      0.00       0.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  187077.5      0.00       0.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/Mat_a_Mem/Mem/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 22088 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:03:12 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              83778.828622
Buf/Inv area:                     4653.138002
Noncombinational area:          103298.702423
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187077.531045
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:03:21 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  50.1233 mW   (93%)
  Net Switching Power  =   3.7994 mW    (7%)
                         ---------
Total Dynamic Power    =  53.9227 mW  (100%)

Cell Leakage Power     =   3.9339 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       4.8586e+04          501.9248        1.7426e+06        5.0830e+04  (  87.86%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5344e+03        3.2974e+03        2.1913e+06        7.0232e+03  (  12.14%)
--------------------------------------------------------------------------------------------------
Total          5.0120e+04 uW     3.7993e+03 uW     3.9339e+06 nW     5.7853e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 13:03:22 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/U20/Z (TBUF_X2)      0.13       0.21 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[6] (memory_b20_SIZE20_LOGSIZE5_36)
                                                          0.00       0.21 f
  path/genblk1[2].path/Mat_a_Mem/data_out[6] (seqMemory_b20_SIZE20_36)
                                                          0.00       0.21 f
  path/genblk1[2].path/path/in0[6] (mac_b20_g1_18)        0.00       0.21 f
  path/genblk1[2].path/path/mult_21/a[6] (mac_b20_g1_18_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[2].path/path/mult_21/U1717/Z (XOR2_X1)     0.07       0.28 r
  path/genblk1[2].path/path/mult_21/U1415/ZN (NAND2_X1)
                                                          0.04       0.32 f
  path/genblk1[2].path/path/mult_21/U1756/ZN (OAI22_X1)
                                                          0.05       0.37 r
  path/genblk1[2].path/path/mult_21/U424/S (FA_X1)        0.13       0.50 f
  path/genblk1[2].path/path/mult_21/U422/S (FA_X1)        0.13       0.63 r
  path/genblk1[2].path/path/mult_21/U421/S (FA_X1)        0.11       0.75 f
  path/genblk1[2].path/path/mult_21/U968/ZN (OR2_X2)      0.06       0.80 f
  path/genblk1[2].path/path/mult_21/U1665/ZN (AOI21_X1)
                                                          0.04       0.85 r
  path/genblk1[2].path/path/mult_21/U1669/ZN (OAI21_X1)
                                                          0.04       0.88 f
  path/genblk1[2].path/path/mult_21/U1237/ZN (AOI21_X1)
                                                          0.04       0.92 r
  path/genblk1[2].path/path/mult_21/U1796/ZN (OAI21_X1)
                                                          0.03       0.96 f
  path/genblk1[2].path/path/mult_21/U1238/ZN (AOI21_X1)
                                                          0.04       1.00 r
  path/genblk1[2].path/path/mult_21/U1789/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[2].path/path/mult_21/U1240/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[2].path/path/mult_21/U1674/ZN (OAI21_X1)
                                                          0.03       1.11 f
  path/genblk1[2].path/path/mult_21/U1136/ZN (AOI21_X1)
                                                          0.04       1.15 r
  path/genblk1[2].path/path/mult_21/U1843/ZN (OAI21_X1)
                                                          0.03       1.18 f
  path/genblk1[2].path/path/mult_21/U1218/ZN (AOI21_X1)
                                                          0.04       1.22 r
  path/genblk1[2].path/path/mult_21/U1842/ZN (OAI21_X1)
                                                          0.03       1.25 f
  path/genblk1[2].path/path/mult_21/U1201/ZN (AOI21_X1)
                                                          0.04       1.30 r
  path/genblk1[2].path/path/mult_21/U1215/ZN (OAI21_X1)
                                                          0.03       1.33 f
  path/genblk1[2].path/path/mult_21/U1206/ZN (AOI21_X1)
                                                          0.04       1.37 r
  path/genblk1[2].path/path/mult_21/U1720/ZN (OAI21_X1)
                                                          0.03       1.40 f
  path/genblk1[2].path/path/mult_21/U1213/ZN (AOI21_X1)
                                                          0.04       1.44 r
  path/genblk1[2].path/path/mult_21/U1841/ZN (OAI21_X1)
                                                          0.03       1.48 f
  path/genblk1[2].path/path/mult_21/U1795/ZN (AOI21_X1)
                                                          0.04       1.52 r
  path/genblk1[2].path/path/mult_21/U1790/ZN (INV_X1)     0.03       1.55 f
  path/genblk1[2].path/path/mult_21/U1140/ZN (NAND2_X1)
                                                          0.04       1.59 r
  path/genblk1[2].path/path/mult_21/U1142/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[2].path/path/mult_21/U1129/ZN (NAND2_X1)
                                                          0.04       1.66 r
  path/genblk1[2].path/path/mult_21/U1131/ZN (NAND3_X1)
                                                          0.04       1.70 f
  path/genblk1[2].path/path/mult_21/U1071/ZN (NAND2_X1)
                                                          0.03       1.73 r
  path/genblk1[2].path/path/mult_21/U1073/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[2].path/path/mult_21/U1169/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[2].path/path/mult_21/U1171/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[2].path/path/mult_21/U1152/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[2].path/path/mult_21/U1144/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[2].path/path/mult_21/U1158/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[2].path/path/mult_21/U1160/ZN (NAND3_X1)
                                                          0.05       2.00 f
  path/genblk1[2].path/path/mult_21/U966/ZN (NAND2_X1)
                                                          0.04       2.03 r
  path/genblk1[2].path/path/mult_21/U1017/ZN (NAND3_X1)
                                                          0.03       2.07 f
  path/genblk1[2].path/path/mult_21/U1021/ZN (NAND2_X1)
                                                          0.03       2.10 r
  path/genblk1[2].path/path/mult_21/U998/ZN (NAND3_X1)
                                                          0.04       2.14 f
  path/genblk1[2].path/path/mult_21/U963/ZN (NAND2_X1)
                                                          0.04       2.18 r
  path/genblk1[2].path/path/mult_21/U1177/ZN (NAND3_X1)
                                                          0.03       2.21 f
  path/genblk1[2].path/path/mult_21/U1184/ZN (NAND2_X1)
                                                          0.04       2.25 r
  path/genblk1[2].path/path/mult_21/U1186/ZN (NAND3_X1)
                                                          0.04       2.29 f
  path/genblk1[2].path/path/mult_21/U1188/ZN (NAND2_X1)
                                                          0.03       2.31 r
  path/genblk1[2].path/path/mult_21/U1125/ZN (AND3_X1)
                                                          0.05       2.36 r
  path/genblk1[2].path/path/mult_21/product[39] (mac_b20_g1_18_DW_mult_tc_1)
                                                          0.00       2.36 r
  path/genblk1[2].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[2].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
