
ATMEL-ES49503.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006940  00004000  00004000  00004000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .physicalsection 0000000b  00003000  00003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .ARM.attributes 00000028  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
  3 .comment      00000059  00000000  00000000  00010034  2**0
                  CONTENTS, READONLY
  4 .relocate     0000000c  20000000  0000a940  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          0000115c  2000000c  0000a94c  0001000c  2**2
                  ALLOC
  6 .stack        00002000  20001168  0000baa8  0001000c  2**0
                  ALLOC
  7 .debug_info   0003c71f  00000000  00000000  0001008d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00005c75  00000000  00000000  0004c7ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000ac87  00000000  00000000  00052421  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009f0  00000000  00000000  0005d0a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000e28  00000000  00000000  0005da98  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00026e90  00000000  00000000  0005e8c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001c0f4  00000000  00000000  00085750  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000a5b72  00000000  00000000  000a1844  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000018b4  00000000  00000000  001473b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00004000 <_sfixed>:
    4000:	20003168 	.word	0x20003168
    4004:	00009d8d 	.word	0x00009d8d
    4008:	00009d89 	.word	0x00009d89
    400c:	00009d89 	.word	0x00009d89
	...
    402c:	00009d89 	.word	0x00009d89
	...
    4038:	00009d89 	.word	0x00009d89
    403c:	00009d89 	.word	0x00009d89
    4040:	00009d89 	.word	0x00009d89
    4044:	000041c9 	.word	0x000041c9
    4048:	00009d89 	.word	0x00009d89
    404c:	00008845 	.word	0x00008845
    4050:	00009d89 	.word	0x00009d89
    4054:	00009d89 	.word	0x00009d89
    4058:	00009d89 	.word	0x00009d89
    405c:	00009d89 	.word	0x00009d89
    4060:	00009d89 	.word	0x00009d89
    4064:	00008f79 	.word	0x00008f79
    4068:	00008f89 	.word	0x00008f89
    406c:	00008f99 	.word	0x00008f99
    4070:	00008fa9 	.word	0x00008fa9
    4074:	00008fb9 	.word	0x00008fb9
    4078:	00008fc9 	.word	0x00008fc9
    407c:	00004ea1 	.word	0x00004ea1
    4080:	00009d89 	.word	0x00009d89
    4084:	00009d89 	.word	0x00009d89
    4088:	00009d89 	.word	0x00009d89
    408c:	00009d89 	.word	0x00009d89
    4090:	00004179 	.word	0x00004179
    4094:	00004189 	.word	0x00004189
    4098:	00004199 	.word	0x00004199
    409c:	000041a9 	.word	0x000041a9
    40a0:	000041b9 	.word	0x000041b9
    40a4:	00009d89 	.word	0x00009d89
    40a8:	00009d89 	.word	0x00009d89
    40ac:	00009d89 	.word	0x00009d89
    40b0:	00009d89 	.word	0x00009d89
    40b4:	00009d89 	.word	0x00009d89
    40b8:	00009d89 	.word	0x00009d89

000040bc <__do_global_dtors_aux>:
    40bc:	b510      	push	{r4, lr}
    40be:	4c06      	ldr	r4, [pc, #24]	; (40d8 <__do_global_dtors_aux+0x1c>)
    40c0:	7823      	ldrb	r3, [r4, #0]
    40c2:	2b00      	cmp	r3, #0
    40c4:	d107      	bne.n	40d6 <__do_global_dtors_aux+0x1a>
    40c6:	4b05      	ldr	r3, [pc, #20]	; (40dc <__do_global_dtors_aux+0x20>)
    40c8:	2b00      	cmp	r3, #0
    40ca:	d002      	beq.n	40d2 <__do_global_dtors_aux+0x16>
    40cc:	4804      	ldr	r0, [pc, #16]	; (40e0 <__do_global_dtors_aux+0x24>)
    40ce:	e000      	b.n	40d2 <__do_global_dtors_aux+0x16>
    40d0:	bf00      	nop
    40d2:	2301      	movs	r3, #1
    40d4:	7023      	strb	r3, [r4, #0]
    40d6:	bd10      	pop	{r4, pc}
    40d8:	2000000c 	.word	0x2000000c
    40dc:	00000000 	.word	0x00000000
    40e0:	0000a940 	.word	0x0000a940

000040e4 <frame_dummy>:
    40e4:	4b08      	ldr	r3, [pc, #32]	; (4108 <frame_dummy+0x24>)
    40e6:	b510      	push	{r4, lr}
    40e8:	2b00      	cmp	r3, #0
    40ea:	d003      	beq.n	40f4 <frame_dummy+0x10>
    40ec:	4907      	ldr	r1, [pc, #28]	; (410c <frame_dummy+0x28>)
    40ee:	4808      	ldr	r0, [pc, #32]	; (4110 <frame_dummy+0x2c>)
    40f0:	e000      	b.n	40f4 <frame_dummy+0x10>
    40f2:	bf00      	nop
    40f4:	4807      	ldr	r0, [pc, #28]	; (4114 <frame_dummy+0x30>)
    40f6:	6803      	ldr	r3, [r0, #0]
    40f8:	2b00      	cmp	r3, #0
    40fa:	d100      	bne.n	40fe <frame_dummy+0x1a>
    40fc:	bd10      	pop	{r4, pc}
    40fe:	4b06      	ldr	r3, [pc, #24]	; (4118 <frame_dummy+0x34>)
    4100:	2b00      	cmp	r3, #0
    4102:	d0fb      	beq.n	40fc <frame_dummy+0x18>
    4104:	4798      	blx	r3
    4106:	e7f9      	b.n	40fc <frame_dummy+0x18>
    4108:	00000000 	.word	0x00000000
    410c:	20000010 	.word	0x20000010
    4110:	0000a940 	.word	0x0000a940
    4114:	0000a940 	.word	0x0000a940
    4118:	00000000 	.word	0x00000000

0000411c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    411c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    411e:	0080      	lsls	r0, r0, #2
    4120:	4b14      	ldr	r3, [pc, #80]	; (4174 <_tc_interrupt_handler+0x58>)
    4122:	58c5      	ldr	r5, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    4124:	682b      	ldr	r3, [r5, #0]
    4126:	7a9c      	ldrb	r4, [r3, #10]
    4128:	7e2b      	ldrb	r3, [r5, #24]
    412a:	401c      	ands	r4, r3
    412c:	7e6b      	ldrb	r3, [r5, #25]
    412e:	401c      	ands	r4, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    4130:	07e3      	lsls	r3, r4, #31
    4132:	d505      	bpl.n	4140 <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    4134:	0028      	movs	r0, r5
    4136:	68ab      	ldr	r3, [r5, #8]
    4138:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    413a:	2301      	movs	r3, #1
    413c:	682a      	ldr	r2, [r5, #0]
    413e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    4140:	07a3      	lsls	r3, r4, #30
    4142:	d505      	bpl.n	4150 <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    4144:	0028      	movs	r0, r5
    4146:	68eb      	ldr	r3, [r5, #12]
    4148:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    414a:	2302      	movs	r3, #2
    414c:	682a      	ldr	r2, [r5, #0]
    414e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    4150:	06e3      	lsls	r3, r4, #27
    4152:	d505      	bpl.n	4160 <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    4154:	0028      	movs	r0, r5
    4156:	692b      	ldr	r3, [r5, #16]
    4158:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    415a:	2310      	movs	r3, #16
    415c:	682a      	ldr	r2, [r5, #0]
    415e:	7293      	strb	r3, [r2, #10]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    4160:	06a3      	lsls	r3, r4, #26
    4162:	d505      	bpl.n	4170 <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    4164:	0028      	movs	r0, r5
    4166:	696b      	ldr	r3, [r5, #20]
    4168:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    416a:	682b      	ldr	r3, [r5, #0]
    416c:	2220      	movs	r2, #32
    416e:	729a      	strb	r2, [r3, #10]
	}
}
    4170:	bd70      	pop	{r4, r5, r6, pc}
    4172:	46c0      	nop			; (mov r8, r8)
    4174:	20000d28 	.word	0x20000d28

00004178 <TC0_Handler>:
#if (SAML21E) || (SAML21G) || (SAMR30E) || (SAMR30G)
	_TC_INTERRUPT_HANDLER(0,0)
	_TC_INTERRUPT_HANDLER(1,1)
	_TC_INTERRUPT_HANDLER(4,2)
#else
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    4178:	b510      	push	{r4, lr}
    417a:	2000      	movs	r0, #0
    417c:	4b01      	ldr	r3, [pc, #4]	; (4184 <TC0_Handler+0xc>)
    417e:	4798      	blx	r3
    4180:	bd10      	pop	{r4, pc}
    4182:	46c0      	nop			; (mov r8, r8)
    4184:	0000411d 	.word	0x0000411d

00004188 <TC1_Handler>:
    4188:	b510      	push	{r4, lr}
    418a:	2001      	movs	r0, #1
    418c:	4b01      	ldr	r3, [pc, #4]	; (4194 <TC1_Handler+0xc>)
    418e:	4798      	blx	r3
    4190:	bd10      	pop	{r4, pc}
    4192:	46c0      	nop			; (mov r8, r8)
    4194:	0000411d 	.word	0x0000411d

00004198 <TC2_Handler>:
    4198:	b510      	push	{r4, lr}
    419a:	2002      	movs	r0, #2
    419c:	4b01      	ldr	r3, [pc, #4]	; (41a4 <TC2_Handler+0xc>)
    419e:	4798      	blx	r3
    41a0:	bd10      	pop	{r4, pc}
    41a2:	46c0      	nop			; (mov r8, r8)
    41a4:	0000411d 	.word	0x0000411d

000041a8 <TC3_Handler>:
    41a8:	b510      	push	{r4, lr}
    41aa:	2003      	movs	r0, #3
    41ac:	4b01      	ldr	r3, [pc, #4]	; (41b4 <TC3_Handler+0xc>)
    41ae:	4798      	blx	r3
    41b0:	bd10      	pop	{r4, pc}
    41b2:	46c0      	nop			; (mov r8, r8)
    41b4:	0000411d 	.word	0x0000411d

000041b8 <TC4_Handler>:
    41b8:	b510      	push	{r4, lr}
    41ba:	2004      	movs	r0, #4
    41bc:	4b01      	ldr	r3, [pc, #4]	; (41c4 <TC4_Handler+0xc>)
    41be:	4798      	blx	r3
    41c0:	bd10      	pop	{r4, pc}
    41c2:	46c0      	nop			; (mov r8, r8)
    41c4:	0000411d 	.word	0x0000411d

000041c8 <WDT_Handler>:
	}
}

/** Handler for the WDT hardware module interrupt. */
void WDT_Handler(void)
{
    41c8:	b510      	push	{r4, lr}
 */
static inline void wdt_clear_early_warning(void)
{
	Wdt *const WDT_module = WDT;

	WDT_module->INTFLAG.reg = WDT_INTFLAG_EW;
    41ca:	2201      	movs	r2, #1
    41cc:	4b03      	ldr	r3, [pc, #12]	; (41dc <WDT_Handler+0x14>)
    41ce:	719a      	strb	r2, [r3, #6]
	wdt_clear_early_warning();

	if (wdt_early_warning_callback) {
    41d0:	4b03      	ldr	r3, [pc, #12]	; (41e0 <WDT_Handler+0x18>)
    41d2:	681b      	ldr	r3, [r3, #0]
    41d4:	2b00      	cmp	r3, #0
    41d6:	d000      	beq.n	41da <WDT_Handler+0x12>
		wdt_early_warning_callback();
    41d8:	4798      	blx	r3
	}
}
    41da:	bd10      	pop	{r4, pc}
    41dc:	40002000 	.word	0x40002000
    41e0:	20000d3c 	.word	0x20000d3c

000041e4 <Configure_Adc>:
#include "adc.h"

struct adc_module adc_instance;

void Configure_Adc(void)
{
    41e4:	b510      	push	{r4, lr}
    41e6:	b08c      	sub	sp, #48	; 0x30
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    41e8:	a90b      	add	r1, sp, #44	; 0x2c
    41ea:	2301      	movs	r3, #1
    41ec:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    41ee:	2400      	movs	r4, #0
    41f0:	708c      	strb	r4, [r1, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    41f2:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(PIN_PB06, &pin_conf);
    41f4:	2026      	movs	r0, #38	; 0x26
    41f6:	4b13      	ldr	r3, [pc, #76]	; (4244 <Configure_Adc+0x60>)
    41f8:	4798      	blx	r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    41fa:	2240      	movs	r2, #64	; 0x40
    41fc:	4b12      	ldr	r3, [pc, #72]	; (4248 <Configure_Adc+0x64>)
    41fe:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(PIN_PB06, false);
	
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
    4200:	4668      	mov	r0, sp
    4202:	4b12      	ldr	r3, [pc, #72]	; (424c <Configure_Adc+0x68>)
    4204:	4798      	blx	r3
	config_adc.reference = ADC_REFERENCE_AREFA;
    4206:	2303      	movs	r3, #3
    4208:	466a      	mov	r2, sp
    420a:	7053      	strb	r3, [r2, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
    420c:	7114      	strb	r4, [r2, #4]
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV256;
    420e:	2307      	movs	r3, #7
    4210:	7093      	strb	r3, [r2, #2]
	adc_init(&adc_instance, ADC0, &config_adc);
    4212:	4c0f      	ldr	r4, [pc, #60]	; (4250 <Configure_Adc+0x6c>)
    4214:	490f      	ldr	r1, [pc, #60]	; (4254 <Configure_Adc+0x70>)
    4216:	0020      	movs	r0, r4
    4218:	4b0f      	ldr	r3, [pc, #60]	; (4258 <Configure_Adc+0x74>)
    421a:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
    421c:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
    421e:	8c13      	ldrh	r3, [r2, #32]
    4220:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    4222:	2b00      	cmp	r3, #0
    4224:	d1fb      	bne.n	421e <Configure_Adc+0x3a>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
    4226:	3307      	adds	r3, #7
    4228:	7113      	strb	r3, [r2, #4]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
    422a:	7193      	strb	r3, [r2, #6]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
    422c:	7811      	ldrb	r1, [r2, #0]
    422e:	3b05      	subs	r3, #5
    4230:	430b      	orrs	r3, r1
    4232:	7013      	strb	r3, [r2, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    4234:	4b06      	ldr	r3, [pc, #24]	; (4250 <Configure_Adc+0x6c>)
    4236:	681a      	ldr	r2, [r3, #0]

	if (adc_module->SYNCBUSY.reg) {
    4238:	8c13      	ldrh	r3, [r2, #32]
    423a:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    423c:	2b00      	cmp	r3, #0
    423e:	d1fb      	bne.n	4238 <Configure_Adc+0x54>
	adc_enable(&adc_instance);
}
    4240:	b00c      	add	sp, #48	; 0x30
    4242:	bd10      	pop	{r4, pc}
    4244:	00008d19 	.word	0x00008d19
    4248:	41000080 	.word	0x41000080
    424c:	00007e9d 	.word	0x00007e9d
    4250:	20000d40 	.word	0x20000d40
    4254:	42004400 	.word	0x42004400
    4258:	00007ee1 	.word	0x00007ee1

0000425c <vAPI_IndexNtcTemp>:
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    425c:	4b09      	ldr	r3, [pc, #36]	; (4284 <vAPI_IndexNtcTemp+0x28>)
    425e:	4298      	cmp	r0, r3
    4260:	d80b      	bhi.n	427a <vAPI_IndexNtcTemp+0x1e>
    4262:	4a09      	ldr	r2, [pc, #36]	; (4288 <vAPI_IndexNtcTemp+0x2c>)
    4264:	3202      	adds	r2, #2
		{
            break;
        } 
		else 
		{
            low++;
    4266:	2301      	movs	r3, #1
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
	{
        if ((table_val > TEMP_AD_TABLE[low]) || (table_val == TEMP_AD_TABLE[low])) 
    4268:	8811      	ldrh	r1, [r2, #0]
    426a:	4281      	cmp	r1, r0
    426c:	d906      	bls.n	427c <vAPI_IndexNtcTemp+0x20>
		{
            break;
        } 
		else 
		{
            low++;
    426e:	3301      	adds	r3, #1
    4270:	b2db      	uxtb	r3, r3
    4272:	3202      	adds	r2, #2
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    uint16_t table_val;
    table_val = temp_ad_val;
    while (low < 141) 
    4274:	2b8d      	cmp	r3, #141	; 0x8d
    4276:	d1f7      	bne.n	4268 <vAPI_IndexNtcTemp+0xc>
    4278:	e000      	b.n	427c <vAPI_IndexNtcTemp+0x20>
UPDATE			:
DATE			: 14/10/21
 *****************************************************************************/
int8_t vAPI_IndexNtcTemp(uint16_t temp_ad_val) 
{
    uint8_t low = 0;
    427a:	2300      	movs	r3, #0
		else 
		{
            low++;
        }
    }
    return TEMP_TABLE[low];
    427c:	4a03      	ldr	r2, [pc, #12]	; (428c <vAPI_IndexNtcTemp+0x30>)
    427e:	56d0      	ldrsb	r0, [r2, r3]
}
    4280:	4770      	bx	lr
    4282:	46c0      	nop			; (mov r8, r8)
    4284:	00003b98 	.word	0x00003b98
    4288:	0000a2d0 	.word	0x0000a2d0
    428c:	0000a3ec 	.word	0x0000a3ec

00004290 <vAPI_ADC_Read_Data_bal_1>:
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_1(void) 
{
    4290:	b570      	push	{r4, r5, r6, lr}
//        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    4292:	4c25      	ldr	r4, [pc, #148]	; (4328 <vAPI_ADC_Read_Data_bal_1+0x98>)
    4294:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    4296:	5ce0      	ldrb	r0, [r4, r3]
    4298:	0200      	lsls	r0, r0, #8
//                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
//        nADC_Cell_Value[uci] = unvol;
//    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    429a:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    429c:	5ce3      	ldrb	r3, [r4, r3]
    429e:	1818      	adds	r0, r3, r0
    42a0:	b280      	uxth	r0, r0
    42a2:	4d22      	ldr	r5, [pc, #136]	; (432c <vAPI_ADC_Read_Data_bal_1+0x9c>)
    42a4:	47a8      	blx	r5
    42a6:	4b22      	ldr	r3, [pc, #136]	; (4330 <vAPI_ADC_Read_Data_bal_1+0xa0>)
    42a8:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    42aa:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    42ac:	5ce0      	ldrb	r0, [r4, r3]
    42ae:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    42b0:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    42b2:	5ce3      	ldrb	r3, [r4, r3]
    42b4:	1818      	adds	r0, r3, r0
    42b6:	b280      	uxth	r0, r0
    42b8:	47a8      	blx	r5
    42ba:	4b1e      	ldr	r3, [pc, #120]	; (4334 <vAPI_ADC_Read_Data_bal_1+0xa4>)
    42bc:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    42be:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    42c0:	5ce0      	ldrb	r0, [r4, r3]
    42c2:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    42c4:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    42c6:	5ce3      	ldrb	r3, [r4, r3]
    42c8:	1818      	adds	r0, r3, r0
    42ca:	b280      	uxth	r0, r0
    42cc:	47a8      	blx	r5
    42ce:	4b1a      	ldr	r3, [pc, #104]	; (4338 <vAPI_ADC_Read_Data_bal_1+0xa8>)
    42d0:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    42d2:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    42d4:	5ce0      	ldrb	r0, [r4, r3]
    42d6:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    42d8:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    42da:	5ce3      	ldrb	r3, [r4, r3]
    42dc:	1818      	adds	r0, r3, r0
    42de:	b280      	uxth	r0, r0
    42e0:	47a8      	blx	r5
    42e2:	4b16      	ldr	r3, [pc, #88]	; (433c <vAPI_ADC_Read_Data_bal_1+0xac>)
    42e4:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    42e6:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    42e8:	5ce0      	ldrb	r0, [r4, r3]
    42ea:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    42ec:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    42ee:	5ce3      	ldrb	r3, [r4, r3]
    42f0:	1818      	adds	r0, r3, r0
    42f2:	b280      	uxth	r0, r0
    42f4:	47a8      	blx	r5
    42f6:	4b12      	ldr	r3, [pc, #72]	; (4340 <vAPI_ADC_Read_Data_bal_1+0xb0>)
    42f8:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    42fa:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    42fc:	5ce3      	ldrb	r3, [r4, r3]
    42fe:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    4300:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    4302:	5ca2      	ldrb	r2, [r4, r2]
    4304:	18d3      	adds	r3, r2, r3
    4306:	4a0f      	ldr	r2, [pc, #60]	; (4344 <vAPI_ADC_Read_Data_bal_1+0xb4>)
    4308:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    430a:	2386      	movs	r3, #134	; 0x86
    430c:	5ce3      	ldrb	r3, [r4, r3]
    430e:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    4310:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4312:	5ca2      	ldrb	r2, [r4, r2]
    4314:	18d3      	adds	r3, r2, r3
    4316:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    4318:	4a0b      	ldr	r2, [pc, #44]	; (4348 <vAPI_ADC_Read_Data_bal_1+0xb8>)
    431a:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    431c:	4a0b      	ldr	r2, [pc, #44]	; (434c <vAPI_ADC_Read_Data_bal_1+0xbc>)
    431e:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    4320:	4a0b      	ldr	r2, [pc, #44]	; (4350 <vAPI_ADC_Read_Data_bal_1+0xc0>)
    4322:	8013      	strh	r3, [r2, #0]
//    vAPI_CalcCell();      //第二部分使用
//    vAPI_CalcTempture();
//    vAPI_Uart_Load();
//    His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4324:	bd70      	pop	{r4, r5, r6, pc}
    4326:	46c0      	nop			; (mov r8, r8)
    4328:	20000e88 	.word	0x20000e88
    432c:	0000425d 	.word	0x0000425d
    4330:	20000e85 	.word	0x20000e85
    4334:	20000f45 	.word	0x20000f45
    4338:	20000f76 	.word	0x20000f76
    433c:	20000f3e 	.word	0x20000f3e
    4340:	20000f3c 	.word	0x20000f3c
    4344:	20000faa 	.word	0x20000faa
    4348:	20000f74 	.word	0x20000f74
    434c:	2000002e 	.word	0x2000002e
    4350:	2000002a 	.word	0x2000002a

00004354 <vAPI_CalcCell>:
UPDATE			:
DATE			: 14/09/11
 *****************************************************************************/

void vAPI_CalcCell(void) 
{
    4354:	b5f0      	push	{r4, r5, r6, r7, lr}
    4356:	b089      	sub	sp, #36	; 0x24
    uint8_t i, j;
    uint16_t temp;
    uint16_t Cell_Volt_temp[16];
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
    4358:	4b4d      	ldr	r3, [pc, #308]	; (4490 <vAPI_CalcCell+0x13c>)
    435a:	781b      	ldrb	r3, [r3, #0]
    435c:	2b00      	cmp	r3, #0
    435e:	d116      	bne.n	438e <vAPI_CalcCell+0x3a>
	{
        cell_first_read = 1;
    4360:	2201      	movs	r2, #1
    4362:	4b4b      	ldr	r3, [pc, #300]	; (4490 <vAPI_CalcCell+0x13c>)
    4364:	701a      	strb	r2, [r3, #0]
    4366:	4a4b      	ldr	r2, [pc, #300]	; (4494 <vAPI_CalcCell+0x140>)
    4368:	494b      	ldr	r1, [pc, #300]	; (4498 <vAPI_CalcCell+0x144>)
    436a:	0008      	movs	r0, r1
    436c:	3040      	adds	r0, #64	; 0x40
    436e:	0015      	movs	r5, r2
    4370:	3520      	adds	r5, #32
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
            }
            nADC_Cell_Value[i] = 0;
    4372:	2400      	movs	r4, #0
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
		{
            for (j = 0; j < 4; j++) 
			{
                Cell_Value[j][i] = nADC_Cell_Value[i] >> 2;
    4374:	8813      	ldrh	r3, [r2, #0]
    4376:	089b      	lsrs	r3, r3, #2
    4378:	800b      	strh	r3, [r1, #0]
    437a:	840b      	strh	r3, [r1, #32]
    437c:	8003      	strh	r3, [r0, #0]
    437e:	8403      	strh	r3, [r0, #32]
            }
            nADC_Cell_Value[i] = 0;
    4380:	8014      	strh	r4, [r2, #0]
    4382:	3202      	adds	r2, #2
    4384:	3102      	adds	r1, #2
    4386:	3002      	adds	r0, #2
    uint32_t total_volt;
    static bool cell_first_read = 0;
    if (cell_first_read == 0) 
	{
        cell_first_read = 1;
        for (i = 0; i < 16; i++) 
    4388:	42aa      	cmp	r2, r5
    438a:	d1f3      	bne.n	4374 <vAPI_CalcCell+0x20>
    438c:	e00f      	b.n	43ae <vAPI_CalcCell+0x5a>
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    438e:	4b43      	ldr	r3, [pc, #268]	; (449c <vAPI_CalcCell+0x148>)
    4390:	7818      	ldrb	r0, [r3, #0]
    4392:	0140      	lsls	r0, r0, #5
    4394:	4b40      	ldr	r3, [pc, #256]	; (4498 <vAPI_CalcCell+0x144>)
    4396:	18c0      	adds	r0, r0, r3
    4398:	2300      	movs	r3, #0
    439a:	4d3e      	ldr	r5, [pc, #248]	; (4494 <vAPI_CalcCell+0x140>)
            nADC_Cell_Value[i] = 0;
    439c:	2400      	movs	r4, #0
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    439e:	1959      	adds	r1, r3, r5
    43a0:	880a      	ldrh	r2, [r1, #0]
    43a2:	0892      	lsrs	r2, r2, #2
    43a4:	52c2      	strh	r2, [r0, r3]
            nADC_Cell_Value[i] = 0;
    43a6:	800c      	strh	r4, [r1, #0]
    43a8:	3302      	adds	r3, #2
            nADC_Cell_Value[i] = 0;
        }
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
    43aa:	2b20      	cmp	r3, #32
    43ac:	d1f7      	bne.n	439e <vAPI_CalcCell+0x4a>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    43ae:	4b3b      	ldr	r3, [pc, #236]	; (449c <vAPI_CalcCell+0x148>)
    43b0:	781b      	ldrb	r3, [r3, #0]
    43b2:	3301      	adds	r3, #1
    43b4:	b2db      	uxtb	r3, r3
    if (cell_index > 3) 
    43b6:	2b03      	cmp	r3, #3
    43b8:	d802      	bhi.n	43c0 <vAPI_CalcCell+0x6c>
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
            nADC_Cell_Value[i] = 0;
        }
    }
    cell_index++;
    43ba:	4a38      	ldr	r2, [pc, #224]	; (449c <vAPI_CalcCell+0x148>)
    43bc:	7013      	strb	r3, [r2, #0]
    43be:	e002      	b.n	43c6 <vAPI_CalcCell+0x72>
    if (cell_index > 3) 
	{
        cell_index = 0;
    43c0:	2200      	movs	r2, #0
    43c2:	4b36      	ldr	r3, [pc, #216]	; (449c <vAPI_CalcCell+0x148>)
    43c4:	701a      	strb	r2, [r3, #0]
    43c6:	4834      	ldr	r0, [pc, #208]	; (4498 <vAPI_CalcCell+0x144>)
    } 
	else 
	{
        for (i = 0; i < 16; i++) 
		{
            Cell_Value[cell_index][i] = nADC_Cell_Value[i] >> 2;
    43c8:	2100      	movs	r1, #0
    43ca:	0007      	movs	r7, r0
    43cc:	4e31      	ldr	r6, [pc, #196]	; (4494 <vAPI_CalcCell+0x140>)
    43ce:	19ca      	adds	r2, r1, r7

    for (i = 0; i < 16; i++) 
	{
        for (j = 0; j < 4; j++) 
		{
            nADC_Cell_Value[i] += Cell_Value[j][i];
    43d0:	8c04      	ldrh	r4, [r0, #32]
    43d2:	8803      	ldrh	r3, [r0, #0]
    43d4:	18e3      	adds	r3, r4, r3
    43d6:	198d      	adds	r5, r1, r6
    43d8:	882c      	ldrh	r4, [r5, #0]
    43da:	191b      	adds	r3, r3, r4
    43dc:	0014      	movs	r4, r2
    43de:	3440      	adds	r4, #64	; 0x40
    43e0:	8824      	ldrh	r4, [r4, #0]
    43e2:	191b      	adds	r3, r3, r4
    43e4:	3260      	adds	r2, #96	; 0x60
    43e6:	8812      	ldrh	r2, [r2, #0]
    43e8:	189b      	adds	r3, r3, r2
    43ea:	b29b      	uxth	r3, r3
    43ec:	802b      	strh	r3, [r5, #0]
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    43ee:	466a      	mov	r2, sp
    43f0:	528b      	strh	r3, [r1, r2]
    43f2:	3102      	adds	r1, #2
    43f4:	3002      	adds	r0, #2
    if (cell_index > 3) 
	{
        cell_index = 0;
    }

    for (i = 0; i < 16; i++) 
    43f6:	2920      	cmp	r1, #32
    43f8:	d1e9      	bne.n	43ce <vAPI_CalcCell+0x7a>
    43fa:	270f      	movs	r7, #15
    43fc:	e014      	b.n	4428 <vAPI_CalcCell+0xd4>
    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
		{
            if (Cell_Volt_temp[j] > Cell_Volt_temp[j + 1]) 
    43fe:	0051      	lsls	r1, r2, #1
    4400:	4668      	mov	r0, sp
    4402:	5a08      	ldrh	r0, [r1, r0]
    4404:	1c51      	adds	r1, r2, #1
    4406:	004d      	lsls	r5, r1, #1
    4408:	466c      	mov	r4, sp
    440a:	5b2d      	ldrh	r5, [r5, r4]
    440c:	42a8      	cmp	r0, r5
    440e:	d903      	bls.n	4418 <vAPI_CalcCell+0xc4>
			{
                temp = Cell_Volt_temp[j];
                Cell_Volt_temp[j] = Cell_Volt_temp[j + 1];
    4410:	0052      	lsls	r2, r2, #1
    4412:	5315      	strh	r5, [r2, r4]
                Cell_Volt_temp[j + 1] = temp;
    4414:	0049      	lsls	r1, r1, #1
    4416:	5308      	strh	r0, [r1, r4]
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    {
        for (j = 0; j < 15 - i; j++) 
    4418:	3301      	adds	r3, #1
    441a:	b2db      	uxtb	r3, r3
    441c:	1e1a      	subs	r2, r3, #0
    441e:	42b2      	cmp	r2, r6
    4420:	dbed      	blt.n	43fe <vAPI_CalcCell+0xaa>
    4422:	3f01      	subs	r7, #1
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    4424:	2f00      	cmp	r7, #0
    4426:	d005      	beq.n	4434 <vAPI_CalcCell+0xe0>
    {
        for (j = 0; j < 15 - i; j++) 
    4428:	003e      	movs	r6, r7
    442a:	2200      	movs	r2, #0
    442c:	2300      	movs	r3, #0
    442e:	2f00      	cmp	r7, #0
    4430:	dce5      	bgt.n	43fe <vAPI_CalcCell+0xaa>
    4432:	e7f6      	b.n	4422 <vAPI_CalcCell+0xce>
    4434:	466b      	mov	r3, sp
    4436:	3306      	adds	r3, #6
    4438:	a908      	add	r1, sp, #32
        }
        Cell_Volt_temp[i] = nADC_Cell_Value[i];
    }

    //冒泡排序
    for (i = 0; i < 15; i++) //冒泡法排序
    443a:	2000      	movs	r0, #0
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    {
        total_volt += Cell_Volt_temp[i];
    443c:	881a      	ldrh	r2, [r3, #0]
    443e:	1880      	adds	r0, r0, r2
    4440:	3302      	adds	r3, #2
                Cell_Volt_temp[j + 1] = temp;
            }
        }
    }
    total_volt = 0;
    for (i = 3; i < 16; i++)//zzy20161022  2改成9
    4442:	4299      	cmp	r1, r3
    4444:	d1fa      	bne.n	443c <vAPI_CalcCell+0xe8>
    {
        total_volt += Cell_Volt_temp[i];
    }
    Total_VBAT = total_volt / 13; //zzy20161020 
    4446:	210d      	movs	r1, #13
    4448:	4b15      	ldr	r3, [pc, #84]	; (44a0 <vAPI_CalcCell+0x14c>)
    444a:	4798      	blx	r3
    444c:	4b15      	ldr	r3, [pc, #84]	; (44a4 <vAPI_CalcCell+0x150>)
    444e:	8018      	strh	r0, [r3, #0]
    nADC_CELL_MAX = Cell_Volt_temp[15]; // max cell voltage
    4450:	466b      	mov	r3, sp
    4452:	8bda      	ldrh	r2, [r3, #30]
    4454:	4b14      	ldr	r3, [pc, #80]	; (44a8 <vAPI_CalcCell+0x154>)
    4456:	801a      	strh	r2, [r3, #0]
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
    4458:	466b      	mov	r3, sp
    445a:	88da      	ldrh	r2, [r3, #6]
    445c:	4b13      	ldr	r3, [pc, #76]	; (44ac <vAPI_CalcCell+0x158>)
    445e:	801a      	strh	r2, [r3, #0]
	
    // 平均电流
    if (nADC_CURRENT < 0) 
    4460:	4b13      	ldr	r3, [pc, #76]	; (44b0 <vAPI_CalcCell+0x15c>)
    4462:	2200      	movs	r2, #0
    4464:	5e9b      	ldrsh	r3, [r3, r2]
    4466:	2b00      	cmp	r3, #0
    4468:	da10      	bge.n	448c <vAPI_CalcCell+0x138>
	{
        ave_cnt++;
    446a:	4a12      	ldr	r2, [pc, #72]	; (44b4 <vAPI_CalcCell+0x160>)
    446c:	7812      	ldrb	r2, [r2, #0]
    446e:	3201      	adds	r2, #1
    4470:	b2d2      	uxtb	r2, r2
        if (ave_cnt > 3) 
    4472:	2a03      	cmp	r2, #3
    4474:	d802      	bhi.n	447c <vAPI_CalcCell+0x128>
    nADC_CELL_MIN = Cell_Volt_temp[3]; // min cell voltage 改为9
	
    // 平均电流
    if (nADC_CURRENT < 0) 
	{
        ave_cnt++;
    4476:	490f      	ldr	r1, [pc, #60]	; (44b4 <vAPI_CalcCell+0x160>)
    4478:	700a      	strb	r2, [r1, #0]
    447a:	e002      	b.n	4482 <vAPI_CalcCell+0x12e>
        if (ave_cnt > 3) 
		{
            ave_cnt = 0;
    447c:	2100      	movs	r1, #0
    447e:	4a0d      	ldr	r2, [pc, #52]	; (44b4 <vAPI_CalcCell+0x160>)
    4480:	7011      	strb	r1, [r2, #0]
        }
        AVE_CURRENT[ave_cnt] = nADC_CURRENT;
    4482:	4a0c      	ldr	r2, [pc, #48]	; (44b4 <vAPI_CalcCell+0x160>)
    4484:	7812      	ldrb	r2, [r2, #0]
    4486:	0052      	lsls	r2, r2, #1
    4488:	490b      	ldr	r1, [pc, #44]	; (44b8 <vAPI_CalcCell+0x164>)
    448a:	5253      	strh	r3, [r2, r1]
    }
}
    448c:	b009      	add	sp, #36	; 0x24
    448e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4490:	20000028 	.word	0x20000028
    4494:	20001148 	.word	0x20001148
    4498:	20000d48 	.word	0x20000d48
    449c:	2000002d 	.word	0x2000002d
    44a0:	00009f75 	.word	0x00009f75
    44a4:	20000f40 	.word	0x20000f40
    44a8:	20000f7c 	.word	0x20000f7c
    44ac:	20000f42 	.word	0x20000f42
    44b0:	20000faa 	.word	0x20000faa
    44b4:	2000002c 	.word	0x2000002c
    44b8:	20000ff8 	.word	0x20000ff8

000044bc <vAPI_CalcTempture>:
DATE			: 14/10/21
#endif
 *****************************************************************************/
void vAPI_CalcTempture(void) 
{
    if (TEMP_1_PCB > TEMP_2_PCB) 
    44bc:	4b20      	ldr	r3, [pc, #128]	; (4540 <vAPI_CalcTempture+0x84>)
    44be:	2200      	movs	r2, #0
    44c0:	569a      	ldrsb	r2, [r3, r2]
    44c2:	4b20      	ldr	r3, [pc, #128]	; (4544 <vAPI_CalcTempture+0x88>)
    44c4:	781b      	ldrb	r3, [r3, #0]
    44c6:	b25b      	sxtb	r3, r3
    44c8:	429a      	cmp	r2, r3
    44ca:	dd02      	ble.n	44d2 <vAPI_CalcTempture+0x16>
	{
        nADC_TMONI_PCB_MAX = TEMP_1_PCB;
    44cc:	4b1e      	ldr	r3, [pc, #120]	; (4548 <vAPI_CalcTempture+0x8c>)
    44ce:	701a      	strb	r2, [r3, #0]
    44d0:	e001      	b.n	44d6 <vAPI_CalcTempture+0x1a>
        //nADC_TMONI_PCB_MIN = TEMP_2_PCB;
    } else 
	{
        nADC_TMONI_PCB_MAX = TEMP_2_PCB;
    44d2:	4a1d      	ldr	r2, [pc, #116]	; (4548 <vAPI_CalcTempture+0x8c>)
    44d4:	7013      	strb	r3, [r2, #0]
        //nADC_TMONI_PCB_MIN = TEMP_1_PCB;
    }
    if (TEMP_3_BAT > TEMP_4_BAT) 
    44d6:	4b1d      	ldr	r3, [pc, #116]	; (454c <vAPI_CalcTempture+0x90>)
    44d8:	781b      	ldrb	r3, [r3, #0]
    44da:	b25b      	sxtb	r3, r3
    44dc:	4a1c      	ldr	r2, [pc, #112]	; (4550 <vAPI_CalcTempture+0x94>)
    44de:	7812      	ldrb	r2, [r2, #0]
    44e0:	b252      	sxtb	r2, r2
    44e2:	4293      	cmp	r3, r2
    44e4:	dd0a      	ble.n	44fc <vAPI_CalcTempture+0x40>
	{
        if (TEMP_3_BAT > TEMP_5_BAT) 
    44e6:	491b      	ldr	r1, [pc, #108]	; (4554 <vAPI_CalcTempture+0x98>)
    44e8:	7809      	ldrb	r1, [r1, #0]
    44ea:	b249      	sxtb	r1, r1
    44ec:	428b      	cmp	r3, r1
    44ee:	dd02      	ble.n	44f6 <vAPI_CalcTempture+0x3a>
		{
            nADC_TMONI_BAT_MAX = TEMP_3_BAT;
    44f0:	4919      	ldr	r1, [pc, #100]	; (4558 <vAPI_CalcTempture+0x9c>)
    44f2:	700b      	strb	r3, [r1, #0]
    44f4:	e00c      	b.n	4510 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    44f6:	4818      	ldr	r0, [pc, #96]	; (4558 <vAPI_CalcTempture+0x9c>)
    44f8:	7001      	strb	r1, [r0, #0]
    44fa:	e009      	b.n	4510 <vAPI_CalcTempture+0x54>
        }
    } 
	else 
	{
        if (TEMP_4_BAT > TEMP_5_BAT) 
    44fc:	4915      	ldr	r1, [pc, #84]	; (4554 <vAPI_CalcTempture+0x98>)
    44fe:	7809      	ldrb	r1, [r1, #0]
    4500:	b249      	sxtb	r1, r1
    4502:	428a      	cmp	r2, r1
    4504:	dd02      	ble.n	450c <vAPI_CalcTempture+0x50>
		{
            nADC_TMONI_BAT_MAX = TEMP_4_BAT;
    4506:	4914      	ldr	r1, [pc, #80]	; (4558 <vAPI_CalcTempture+0x9c>)
    4508:	700a      	strb	r2, [r1, #0]
    450a:	e001      	b.n	4510 <vAPI_CalcTempture+0x54>
        } 
		else 
		{
            nADC_TMONI_BAT_MAX = TEMP_5_BAT;
    450c:	4812      	ldr	r0, [pc, #72]	; (4558 <vAPI_CalcTempture+0x9c>)
    450e:	7001      	strb	r1, [r0, #0]
    //}
    //if (TEMP_5_BAT <-28) 
	//{
        //TEMP_5_BAT = TEMP_4_BAT;
    //}
    if (TEMP_3_BAT < TEMP_4_BAT) 
    4510:	4293      	cmp	r3, r2
    4512:	da0a      	bge.n	452a <vAPI_CalcTempture+0x6e>
	{
        if (TEMP_3_BAT < TEMP_5_BAT) 
    4514:	4a0f      	ldr	r2, [pc, #60]	; (4554 <vAPI_CalcTempture+0x98>)
    4516:	7812      	ldrb	r2, [r2, #0]
    4518:	b252      	sxtb	r2, r2
    451a:	4293      	cmp	r3, r2
    451c:	da02      	bge.n	4524 <vAPI_CalcTempture+0x68>
		{
            nADC_TMONI_BAT_MIN = TEMP_3_BAT;
    451e:	4a0f      	ldr	r2, [pc, #60]	; (455c <vAPI_CalcTempture+0xa0>)
    4520:	7013      	strb	r3, [r2, #0]
    4522:	e00c      	b.n	453e <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    4524:	4b0d      	ldr	r3, [pc, #52]	; (455c <vAPI_CalcTempture+0xa0>)
    4526:	701a      	strb	r2, [r3, #0]
    4528:	e009      	b.n	453e <vAPI_CalcTempture+0x82>
        }
    } 
	else 
	{
        if (TEMP_4_BAT < TEMP_5_BAT) 
    452a:	4b0a      	ldr	r3, [pc, #40]	; (4554 <vAPI_CalcTempture+0x98>)
    452c:	781b      	ldrb	r3, [r3, #0]
    452e:	b25b      	sxtb	r3, r3
    4530:	429a      	cmp	r2, r3
    4532:	da02      	bge.n	453a <vAPI_CalcTempture+0x7e>
		{
            nADC_TMONI_BAT_MIN = TEMP_4_BAT;
    4534:	4b09      	ldr	r3, [pc, #36]	; (455c <vAPI_CalcTempture+0xa0>)
    4536:	701a      	strb	r2, [r3, #0]
    4538:	e001      	b.n	453e <vAPI_CalcTempture+0x82>
        } 
		else 
		{
            nADC_TMONI_BAT_MIN = TEMP_5_BAT;
    453a:	4a08      	ldr	r2, [pc, #32]	; (455c <vAPI_CalcTempture+0xa0>)
    453c:	7013      	strb	r3, [r2, #0]
        }
    }
}
    453e:	4770      	bx	lr
    4540:	20000e85 	.word	0x20000e85
    4544:	20000f45 	.word	0x20000f45
    4548:	20001120 	.word	0x20001120
    454c:	20000f76 	.word	0x20000f76
    4550:	20000f3e 	.word	0x20000f3e
    4554:	20000f3c 	.word	0x20000f3c
    4558:	20001114 	.word	0x20001114
    455c:	20000e84 	.word	0x20000e84

00004560 <vAPI_ADC_Read_Data_bal_2>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
 ******************************************************************************/
void vAPI_ADC_Read_Data_bal_2(void) 
{
    4560:	b510      	push	{r4, lr}
    4562:	4a0a      	ldr	r2, [pc, #40]	; (458c <vAPI_ADC_Read_Data_bal_2+0x2c>)
    4564:	490a      	ldr	r1, [pc, #40]	; (4590 <vAPI_ADC_Read_Data_bal_2+0x30>)
    4566:	0014      	movs	r4, r2
    4568:	3420      	adds	r4, #32
    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
	{
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    456a:	7813      	ldrb	r3, [r2, #0]
    456c:	021b      	lsls	r3, r3, #8
    456e:	7850      	ldrb	r0, [r2, #1]
    4570:	18c3      	adds	r3, r0, r3
    4572:	800b      	strh	r3, [r1, #0]
    4574:	3202      	adds	r2, #2
    4576:	3102      	adds	r1, #2
{
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) 
    4578:	42a2      	cmp	r2, r4
    457a:	d1f6      	bne.n	456a <vAPI_ADC_Read_Data_bal_2+0xa>
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    }
    
    vAPI_CalcCell();
    457c:	4b05      	ldr	r3, [pc, #20]	; (4594 <vAPI_ADC_Read_Data_bal_2+0x34>)
    457e:	4798      	blx	r3
    vAPI_CalcTempture();
    4580:	4b05      	ldr	r3, [pc, #20]	; (4598 <vAPI_ADC_Read_Data_bal_2+0x38>)
    4582:	4798      	blx	r3
    //vAPI_Uart_Load();
    His_Data_Save();
    4584:	4b05      	ldr	r3, [pc, #20]	; (459c <vAPI_ADC_Read_Data_bal_2+0x3c>)
    4586:	4798      	blx	r3
}
    4588:	bd10      	pop	{r4, pc}
    458a:	46c0      	nop			; (mov r8, r8)
    458c:	20000eee 	.word	0x20000eee
    4590:	20001148 	.word	0x20001148
    4594:	00004355 	.word	0x00004355
    4598:	000044bd 	.word	0x000044bd
    459c:	00005b45 	.word	0x00005b45

000045a0 <vAPI_ADC_Read_Data>:
OUTPUT			: AD conversion result
UPDATE			: -
DATE			: 2014/09/11
#endif
 ******************************************************************************/
void vAPI_ADC_Read_Data(void) {
    45a0:	b570      	push	{r4, r5, r6, lr}
    45a2:	4a2d      	ldr	r2, [pc, #180]	; (4658 <vAPI_ADC_Read_Data+0xb8>)
    45a4:	492d      	ldr	r1, [pc, #180]	; (465c <vAPI_ADC_Read_Data+0xbc>)
    45a6:	0014      	movs	r4, r2
    45a8:	3420      	adds	r4, #32

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
        unvol = ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2] << 8) +
                ((uint16_t) ucSPI_Conti_RecvData[(CV01_AD_ADDR + uci)*2 + 1]);
        nADC_Cell_Value[uci] = unvol;
    45aa:	7813      	ldrb	r3, [r2, #0]
    45ac:	021b      	lsls	r3, r3, #8
    45ae:	7850      	ldrb	r0, [r2, #1]
    45b0:	18c3      	adds	r3, r0, r3
    45b2:	800b      	strh	r3, [r1, #0]
    45b4:	3202      	adds	r2, #2
    45b6:	3102      	adds	r1, #2
void vAPI_ADC_Read_Data(void) {
    uint8_t uci;
    uint16_t unvol;

    /* Cell Voltage */
    for (uci = 0; uci < RAM_P_CELL_SEREIES; uci++) {
    45b8:	42a2      	cmp	r2, r4
    45ba:	d1f6      	bne.n	45aa <vAPI_ADC_Read_Data+0xa>
	//#ifdef OS_DEBUG
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
    45bc:	4c28      	ldr	r4, [pc, #160]	; (4660 <vAPI_ADC_Read_Data+0xc0>)
    45be:	2388      	movs	r3, #136	; 0x88
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45c0:	5ce0      	ldrb	r0, [r4, r3]
    45c2:	0200      	lsls	r0, r0, #8
		//printf("nADC_Cell_Value[%d] is %d. \r\n",uci,nADC_Cell_Value[uci]*305/1000);	
	//#endif
    }
    /* Thermistor */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    45c4:	3301      	adds	r3, #1
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);
    45c6:	5ce3      	ldrb	r3, [r4, r3]
    45c8:	1818      	adds	r0, r3, r0
    45ca:	b280      	uxth	r0, r0
    45cc:	4d25      	ldr	r5, [pc, #148]	; (4664 <vAPI_ADC_Read_Data+0xc4>)
    45ce:	47a8      	blx	r5
    45d0:	4b25      	ldr	r3, [pc, #148]	; (4668 <vAPI_ADC_Read_Data+0xc8>)
    45d2:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
    45d4:	238a      	movs	r3, #138	; 0x8a
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45d6:	5ce0      	ldrb	r0, [r4, r3]
    45d8:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI1_AD_ADDR)*2 + 1]);
    TEMP_1_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    45da:	3301      	adds	r3, #1
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);
    45dc:	5ce3      	ldrb	r3, [r4, r3]
    45de:	1818      	adds	r0, r3, r0
    45e0:	b280      	uxth	r0, r0
    45e2:	47a8      	blx	r5
    45e4:	4b21      	ldr	r3, [pc, #132]	; (466c <vAPI_ADC_Read_Data+0xcc>)
    45e6:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
    45e8:	238c      	movs	r3, #140	; 0x8c
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45ea:	5ce0      	ldrb	r0, [r4, r3]
    45ec:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI2_AD_ADDR)*2 + 1]);
    TEMP_2_PCB = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    45ee:	3301      	adds	r3, #1
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);
    45f0:	5ce3      	ldrb	r3, [r4, r3]
    45f2:	1818      	adds	r0, r3, r0
    45f4:	b280      	uxth	r0, r0
    45f6:	47a8      	blx	r5
    45f8:	4b1d      	ldr	r3, [pc, #116]	; (4670 <vAPI_ADC_Read_Data+0xd0>)
    45fa:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
    45fc:	238e      	movs	r3, #142	; 0x8e
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    45fe:	5ce0      	ldrb	r0, [r4, r3]
    4600:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI3_AD_ADDR)*2 + 1]);
    TEMP_3_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    4602:	3301      	adds	r3, #1
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);
    4604:	5ce3      	ldrb	r3, [r4, r3]
    4606:	1818      	adds	r0, r3, r0
    4608:	b280      	uxth	r0, r0
    460a:	47a8      	blx	r5
    460c:	4b19      	ldr	r3, [pc, #100]	; (4674 <vAPI_ADC_Read_Data+0xd4>)
    460e:	7018      	strb	r0, [r3, #0]

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
    4610:	2390      	movs	r3, #144	; 0x90
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4612:	5ce0      	ldrb	r0, [r4, r3]
    4614:	0200      	lsls	r0, r0, #8
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI4_AD_ADDR)*2 + 1]);
    TEMP_4_BAT = vAPI_IndexNtcTemp(unvol);

    unvol = ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(TMONI5_AD_ADDR)*2 + 1]);
    4616:	3301      	adds	r3, #1
    TEMP_5_BAT = vAPI_IndexNtcTemp(unvol);
    4618:	5ce3      	ldrb	r3, [r4, r3]
    461a:	1818      	adds	r0, r3, r0
    461c:	b280      	uxth	r0, r0
    461e:	47a8      	blx	r5
    4620:	4b15      	ldr	r3, [pc, #84]	; (4678 <vAPI_ADC_Read_Data+0xd8>)
    4622:	7018      	strb	r0, [r3, #0]
    //	/* VDD50 */
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
    4624:	239a      	movs	r3, #154	; 0x9a
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    4626:	5ce3      	ldrb	r3, [r4, r3]
    4628:	021b      	lsls	r3, r3, #8
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(VDD50_AD_ADDR)*2 + 1]);
    //    nADC_VDD50 = unvol;
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    462a:	229b      	movs	r2, #155	; 0x9b
    nADC_CURRENT = unvol;
    462c:	5ca2      	ldrb	r2, [r4, r2]
    462e:	18d3      	adds	r3, r2, r3
    4630:	4a12      	ldr	r2, [pc, #72]	; (467c <vAPI_ADC_Read_Data+0xdc>)
    4632:	8013      	strh	r3, [r2, #0]
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    4634:	2386      	movs	r3, #134	; 0x86
    4636:	5ce3      	ldrb	r3, [r4, r3]
    4638:	021b      	lsls	r3, r3, #8
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    463a:	2287      	movs	r2, #135	; 0x87
    /* Current */
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2] << 8) +
            ((uint16_t) ucSPI_Conti_RecvData[(CVIL_AD_ADDR)*2 + 1]);
    nADC_CURRENT = unvol;
    //	/* VPAC 整体*/
    unvol = ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2] << 8) +
    463c:	5ca2      	ldrb	r2, [r4, r2]
    463e:	18d3      	adds	r3, r2, r3
    4640:	b29b      	uxth	r3, r3
            ((uint16_t) ucSPI_Conti_RecvData[(VPAC_AD_ADDR)*2 + 1]);
    nADC_VPACK = unvol; //nADC_VBAT
    4642:	4a0f      	ldr	r2, [pc, #60]	; (4680 <vAPI_ADC_Read_Data+0xe0>)
    4644:	8013      	strh	r3, [r2, #0]

    /* GPIO2 电芯端*/
    //	unvol	= ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2] << 8 ) +
    //			  ((uint16_t)ucSPI_Conti_RecvData[(GPIO2_AD_ADDR)*2 + 1]);
    //    nADC_VBAT = unvol;
    nADC_VBAT = nADC_VPACK;
    4646:	4a0f      	ldr	r2, [pc, #60]	; (4684 <vAPI_ADC_Read_Data+0xe4>)
    4648:	8013      	strh	r3, [r2, #0]
    nADC_VCHG = nADC_VPACK; //zzy20161022
    464a:	4a0f      	ldr	r2, [pc, #60]	; (4688 <vAPI_ADC_Read_Data+0xe8>)
    464c:	8013      	strh	r3, [r2, #0]
    vAPI_CalcCell();
    464e:	4b0f      	ldr	r3, [pc, #60]	; (468c <vAPI_ADC_Read_Data+0xec>)
    4650:	4798      	blx	r3
    vAPI_CalcTempture();
    4652:	4b0f      	ldr	r3, [pc, #60]	; (4690 <vAPI_ADC_Read_Data+0xf0>)
    4654:	4798      	blx	r3
    //vAPI_Uart_Load();
    //His_Data_Save();
    //	vAPI_CalcFetTh();
}
    4656:	bd70      	pop	{r4, r5, r6, pc}
    4658:	20000eee 	.word	0x20000eee
    465c:	20001148 	.word	0x20001148
    4660:	20000e88 	.word	0x20000e88
    4664:	0000425d 	.word	0x0000425d
    4668:	20000e85 	.word	0x20000e85
    466c:	20000f45 	.word	0x20000f45
    4670:	20000f76 	.word	0x20000f76
    4674:	20000f3e 	.word	0x20000f3e
    4678:	20000f3c 	.word	0x20000f3c
    467c:	20000faa 	.word	0x20000faa
    4680:	20000f74 	.word	0x20000f74
    4684:	2000002e 	.word	0x2000002e
    4688:	2000002a 	.word	0x2000002a
    468c:	00004355 	.word	0x00004355
    4690:	000044bd 	.word	0x000044bd

00004694 <AFE_HardwareProtection_Write>:
OUTPUT			: 完成标志,0为完成
NOTICE			: 仅操作一次以免出现某次操作异常,需要写入后读取校对
DATE			: 2016/06/24
*****************************************************************************/
uint8_t AFE_HardwareProtection_Write(void)
{
    4694:	b570      	push	{r4, r5, r6, lr}
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    4696:	4a42      	ldr	r2, [pc, #264]	; (47a0 <AFE_HardwareProtection_Write+0x10c>)
    4698:	210b      	movs	r1, #11
    469a:	20e0      	movs	r0, #224	; 0xe0
    469c:	4c41      	ldr	r4, [pc, #260]	; (47a4 <AFE_HardwareProtection_Write+0x110>)
    469e:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL1_ADDR,AFE_HARDWARE_ALARM_EN);   // en SCD OCD OCC CP  假如BIT15 = 1,那么只针对短路告警
    46a0:	220f      	movs	r2, #15
    46a2:	2111      	movs	r1, #17
    46a4:	20e0      	movs	r0, #224	; 0xe0
    46a6:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_AMARM2_EN);   //enable GPIO5 ADIR&GPIO6 ALARM2
    46a8:	4a3f      	ldr	r2, [pc, #252]	; (47a8 <AFE_HardwareProtection_Write+0x114>)
    46aa:	2117      	movs	r1, #23
    46ac:	20e0      	movs	r0, #224	; 0xe0
    46ae:	47a0      	blx	r4
	
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL2_ADDR,AFE_200A_75A_40A);   //zzy20161026 50mV/DIV 50A SCD/短路  25mV/DIV 25A OCD/过流 10A OCC/充电过流  10mV/DIV   默认值，不设置
    46b0:	4a3e      	ldr	r2, [pc, #248]	; (47ac <AFE_HardwareProtection_Write+0x118>)
    46b2:	2112      	movs	r1, #18
    46b4:	20e0      	movs	r0, #224	; 0xe0
    46b6:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,ALARM_CTRL3_ADDR,AFE_50us_1ms_1ms);   //保护时间  544  00000 50us SCD   0000 1ms OCD  0000 1ms  OCC                 默认值，不设置
    46b8:	22f0      	movs	r2, #240	; 0xf0
    46ba:	32ff      	adds	r2, #255	; 0xff
    46bc:	2113      	movs	r1, #19
    46be:	20e0      	movs	r0, #224	; 0xe0
    46c0:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_H420V_L275V);   //  10110 50mV/DIV 4.2V  10110 2.7V
    46c2:	4a3b      	ldr	r2, [pc, #236]	; (47b0 <AFE_HardwareProtection_Write+0x11c>)
    46c4:	2106      	movs	r1, #6
    46c6:	20e0      	movs	r0, #224	; 0xe0
    46c8:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_UV_350mV_1S);   //  延迟和解除值  默认100mV 1S
    46ca:	22c0      	movs	r2, #192	; 0xc0
    46cc:	0092      	lsls	r2, r2, #2
    46ce:	2107      	movs	r1, #7
    46d0:	20e0      	movs	r0, #224	; 0xe0
    46d2:	47a0      	blx	r4
	//15S --
	ucSPI_Write(MAC_SPI_DEV,CVSEL_ADDR,AFE_CELL13S);   //  15S       zzy20161020
    46d4:	4a37      	ldr	r2, [pc, #220]	; (47b4 <AFE_HardwareProtection_Write+0x120>)
    46d6:	2104      	movs	r1, #4
    46d8:	20e0      	movs	r0, #224	; 0xe0
    46da:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    46dc:	25e0      	movs	r5, #224	; 0xe0
    46de:	006d      	lsls	r5, r5, #1
    46e0:	002a      	movs	r2, r5
    46e2:	2108      	movs	r1, #8
    46e4:	20e0      	movs	r0, #224	; 0xe0
    46e6:	47a0      	blx	r4
	ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     zzy20161020
    46e8:	002a      	movs	r2, r5
    46ea:	2109      	movs	r1, #9
    46ec:	20e0      	movs	r0, #224	; 0xe0
    46ee:	47a0      	blx	r4
	//15S END
	//FET CONTROL
	ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //  硬件保护开启
    46f0:	2280      	movs	r2, #128	; 0x80
    46f2:	0212      	lsls	r2, r2, #8
    46f4:	2103      	movs	r1, #3
    46f6:	20e0      	movs	r0, #224	; 0xe0
    46f8:	47a0      	blx	r4
	
	ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value);
    46fa:	4d2f      	ldr	r5, [pc, #188]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    46fc:	002a      	movs	r2, r5
    46fe:	2101      	movs	r1, #1
    4700:	20e0      	movs	r0, #224	; 0xe0
    4702:	4e2e      	ldr	r6, [pc, #184]	; (47bc <AFE_HardwareProtection_Write+0x128>)
    4704:	47b0      	blx	r6
	PWR_VALUE = spi_read_value[0]|AFE_ADC_EN_CONT;
    4706:	882b      	ldrh	r3, [r5, #0]
    4708:	22d2      	movs	r2, #210	; 0xd2
    470a:	0092      	lsls	r2, r2, #2
    470c:	431a      	orrs	r2, r3
    470e:	4b2c      	ldr	r3, [pc, #176]	; (47c0 <AFE_HardwareProtection_Write+0x12c>)
    4710:	801a      	strh	r2, [r3, #0]
	ucSPI_Write(MAC_SPI_DEV,PWR_CTRL_ADDR,PWR_VALUE);   //enable AD conti
    4712:	2101      	movs	r1, #1
    4714:	20e0      	movs	r0, #224	; 0xe0
    4716:	47a0      	blx	r4
	
	
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4718:	2200      	movs	r2, #0
    471a:	210b      	movs	r1, #11
    471c:	20e0      	movs	r0, #224	; 0xe0
    471e:	47a0      	blx	r4
	
	delay_us(100);
    4720:	2064      	movs	r0, #100	; 0x64
    4722:	4b28      	ldr	r3, [pc, #160]	; (47c4 <AFE_HardwareProtection_Write+0x130>)
    4724:	4798      	blx	r3
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4726:	002a      	movs	r2, r5
    4728:	2103      	movs	r1, #3
    472a:	20e0      	movs	r0, #224	; 0xe0
    472c:	47b0      	blx	r6
    472e:	2800      	cmp	r0, #0
    4730:	d105      	bne.n	473e <AFE_HardwareProtection_Write+0xaa>
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    4732:	4b21      	ldr	r3, [pc, #132]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    4734:	2200      	movs	r2, #0
    4736:	5e9b      	ldrsh	r3, [r3, r2]
		{
			return 1;
    4738:	3001      	adds	r0, #1
	ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
	
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
    473a:	2b00      	cmp	r3, #0
    473c:	da2e      	bge.n	479c <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
    473e:	4a1e      	ldr	r2, [pc, #120]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    4740:	2111      	movs	r1, #17
    4742:	20e0      	movs	r0, #224	; 0xe0
    4744:	4b1d      	ldr	r3, [pc, #116]	; (47bc <AFE_HardwareProtection_Write+0x128>)
    4746:	4798      	blx	r3
    4748:	2800      	cmp	r0, #0
    474a:	d104      	bne.n	4756 <AFE_HardwareProtection_Write+0xc2>
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    474c:	4b1a      	ldr	r3, [pc, #104]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    474e:	881b      	ldrh	r3, [r3, #0]
		{
			return 1;
    4750:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,ALARM_CTRL1_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_HARDWARE_ALARM_EN) ==0)
    4752:	071b      	lsls	r3, r3, #28
    4754:	d022      	beq.n	479c <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
    4756:	4a18      	ldr	r2, [pc, #96]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    4758:	2101      	movs	r1, #1
    475a:	20e0      	movs	r0, #224	; 0xe0
    475c:	4b17      	ldr	r3, [pc, #92]	; (47bc <AFE_HardwareProtection_Write+0x128>)
    475e:	4798      	blx	r3
    4760:	2800      	cmp	r0, #0
    4762:	d106      	bne.n	4772 <AFE_HardwareProtection_Write+0xde>
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    4764:	4b14      	ldr	r3, [pc, #80]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    4766:	881a      	ldrh	r2, [r3, #0]
		{
			return 1;
    4768:	3001      	adds	r0, #1
			return 1;
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,PWR_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_ADC_EN_CONT) ==0)
    476a:	23d2      	movs	r3, #210	; 0xd2
    476c:	009b      	lsls	r3, r3, #2
    476e:	421a      	tst	r2, r3
    4770:	d014      	beq.n	479c <AFE_HardwareProtection_Write+0x108>
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
    4772:	22d2      	movs	r2, #210	; 0xd2
    4774:	0092      	lsls	r2, r2, #2
    4776:	4b12      	ldr	r3, [pc, #72]	; (47c0 <AFE_HardwareProtection_Write+0x12c>)
    4778:	801a      	strh	r2, [r3, #0]
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    477a:	4a0f      	ldr	r2, [pc, #60]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
    477c:	2106      	movs	r1, #6
    477e:	20e0      	movs	r0, #224	; 0xe0
    4780:	4b0e      	ldr	r3, [pc, #56]	; (47bc <AFE_HardwareProtection_Write+0x128>)
    4782:	4798      	blx	r3
    4784:	0003      	movs	r3, r0
		else
		{
			return 1;
		}
	}
	return 1;
    4786:	2001      	movs	r0, #1
		{
			return 1;
		}
	}
	PWR_VALUE = AFE_ADC_EN_CONT; //PWR寄存器包含了MOSFET的控制,需要保护现场
	if(ucSPI_Read(MAC_SPI_DEV,OUVCTL1_ADDR,spi_read_value) ==0)
    4788:	2b00      	cmp	r3, #0
    478a:	d107      	bne.n	479c <AFE_HardwareProtection_Write+0x108>
	{
		if(spi_read_value[0] == AFE_H420V_L275V)
    478c:	4b0a      	ldr	r3, [pc, #40]	; (47b8 <AFE_HardwareProtection_Write+0x124>)
	delay_us(100);
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
	{
		if((spi_read_value[0]&AFE_FET_AUTO_CONTROL) ==0)
		{
			return 1;
    478e:	8818      	ldrh	r0, [r3, #0]
    4790:	4b0d      	ldr	r3, [pc, #52]	; (47c8 <AFE_HardwareProtection_Write+0x134>)
    4792:	469c      	mov	ip, r3
    4794:	4460      	add	r0, ip
    4796:	1e43      	subs	r3, r0, #1
    4798:	4198      	sbcs	r0, r3
    479a:	b2c0      	uxtb	r0, r0
		{
			return 1;
		}
	}
	return 1;
}
    479c:	bd70      	pop	{r4, r5, r6, pc}
    479e:	46c0      	nop			; (mov r8, r8)
    47a0:	0000e3b5 	.word	0x0000e3b5
    47a4:	00007add 	.word	0x00007add
    47a8:	00002442 	.word	0x00002442
    47ac:	00000c43 	.word	0x00000c43
    47b0:	00002e2d 	.word	0x00002e2d
    47b4:	0000fe3f 	.word	0x0000fe3f
    47b8:	20000f9c 	.word	0x20000f9c
    47bc:	00007bb9 	.word	0x00007bb9
    47c0:	2000111e 	.word	0x2000111e
    47c4:	00007e19 	.word	0x00007e19
    47c8:	ffffd1d3 	.word	0xffffd1d3

000047cc <AFE_Init>:
  * @param  None
  * @retval None
  */

void AFE_Init(void)
{
    47cc:	b510      	push	{r4, lr}
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    47ce:	4a1c      	ldr	r2, [pc, #112]	; (4840 <AFE_Init+0x74>)
    47d0:	210b      	movs	r1, #11
    47d2:	20e0      	movs	r0, #224	; 0xe0
    47d4:	4b1b      	ldr	r3, [pc, #108]	; (4844 <AFE_Init+0x78>)
    47d6:	4798      	blx	r3
    47d8:	4b1b      	ldr	r3, [pc, #108]	; (4848 <AFE_Init+0x7c>)
    47da:	7018      	strb	r0, [r3, #0]
    //上电清AD值
    //    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    if (!AFE_disconnect)
    47dc:	2800      	cmp	r0, #0
    47de:	d122      	bne.n	4826 <AFE_Init+0x5a>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL4_ADDR,AFE_TM_PULLUP);   //set tm1~5 pullup
    47e0:	22f8      	movs	r2, #248	; 0xf8
    47e2:	0152      	lsls	r2, r2, #5
    47e4:	210f      	movs	r1, #15
    47e6:	30e0      	adds	r0, #224	; 0xe0
    47e8:	4b16      	ldr	r3, [pc, #88]	; (4844 <AFE_Init+0x78>)
    47ea:	4798      	blx	r3
    47ec:	4b16      	ldr	r3, [pc, #88]	; (4848 <AFE_Init+0x7c>)
    47ee:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    47f0:	2800      	cmp	r0, #0
    47f2:	d123      	bne.n	483c <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GVSEL_ADDR,AFE_OTHER_AD_ALL_ON);   //enable other AD
    47f4:	4a15      	ldr	r2, [pc, #84]	; (484c <AFE_Init+0x80>)
    47f6:	2105      	movs	r1, #5
    47f8:	30e0      	adds	r0, #224	; 0xe0
    47fa:	4b12      	ldr	r3, [pc, #72]	; (4844 <AFE_Init+0x78>)
    47fc:	4798      	blx	r3
    47fe:	4b12      	ldr	r3, [pc, #72]	; (4848 <AFE_Init+0x7c>)
    4800:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4802:	2800      	cmp	r0, #0
    4804:	d11a      	bne.n	483c <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,GPIO_CTRL1_ADDR,AFE_GPIO456_GPIO1_EN);   //enable GPIO1 INPUT GPIO5 OUTPUT
    4806:	4a12      	ldr	r2, [pc, #72]	; (4850 <AFE_Init+0x84>)
    4808:	210c      	movs	r1, #12
    480a:	30e0      	adds	r0, #224	; 0xe0
    480c:	4b0d      	ldr	r3, [pc, #52]	; (4844 <AFE_Init+0x78>)
    480e:	4798      	blx	r3
    4810:	4b0d      	ldr	r3, [pc, #52]	; (4848 <AFE_Init+0x7c>)
    4812:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,GPIOSEL_ADDR,AFE_ADIQ2_EN);   //enable GPIO5 ADIR
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL1_ADDR,AFE_OV45_UV30);   //set OV UV value
    //       ucSPI_Write(MAC_SPI_DEV,OUVCTL2_ADDR,AFE_ALARM_3V5);   //set Alarm Volt value
    
    //    ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIH_EN);   //enable High Speed Cur AD
	if (!AFE_disconnect)
    4814:	2800      	cmp	r0, #0
    4816:	d111      	bne.n	483c <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,ADCTRL2_ADDR,AFE_ADIL_EN);   //enable low Speed Cur AD
    4818:	4a0e      	ldr	r2, [pc, #56]	; (4854 <AFE_Init+0x88>)
    481a:	211a      	movs	r1, #26
    481c:	30e0      	adds	r0, #224	; 0xe0
    481e:	4b09      	ldr	r3, [pc, #36]	; (4844 <AFE_Init+0x78>)
    4820:	4798      	blx	r3
    4822:	4b09      	ldr	r3, [pc, #36]	; (4848 <AFE_Init+0x7c>)
    4824:	7018      	strb	r0, [r3, #0]
	if (!AFE_disconnect)
    4826:	4b08      	ldr	r3, [pc, #32]	; (4848 <AFE_Init+0x7c>)
    4828:	781b      	ldrb	r3, [r3, #0]
    482a:	2b00      	cmp	r3, #0
    482c:	d106      	bne.n	483c <AFE_Init+0x70>
    AFE_disconnect = ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    482e:	2200      	movs	r2, #0
    4830:	210b      	movs	r1, #11
    4832:	20e0      	movs	r0, #224	; 0xe0
    4834:	4b03      	ldr	r3, [pc, #12]	; (4844 <AFE_Init+0x78>)
    4836:	4798      	blx	r3
    4838:	4b03      	ldr	r3, [pc, #12]	; (4848 <AFE_Init+0x7c>)
    483a:	7018      	strb	r0, [r3, #0]
    //    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_ADC_EN_TRG);   //enable AD one short
    //ucSPI_Read(MAC_SPI_DEV,ADCTRL2_ADDR,spi_read_value);        //zzy?
}
    483c:	bd10      	pop	{r4, pc}
    483e:	46c0      	nop			; (mov r8, r8)
    4840:	0000e3b5 	.word	0x0000e3b5
    4844:	00007add 	.word	0x00007add
    4848:	20000ff4 	.word	0x20000ff4
    484c:	00000fff 	.word	0x00000fff
    4850:	00000703 	.word	0x00000703
    4854:	00001032 	.word	0x00001032

00004858 <Cells_Bal_Close>:
NOTICE			: 设置关闭、取消电池电芯选定、关闭平衡、开启OVUV、设置5VLDO为低功耗
                    设置活动模式还是休眠模式
DATE			: 2017/01/24
*****************************************************************************/
void Cells_Bal_Close(void)
{
    4858:	b570      	push	{r4, r5, r6, lr}
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_UNLOCK);   //unlock IC
    485a:	4a12      	ldr	r2, [pc, #72]	; (48a4 <Cells_Bal_Close+0x4c>)
    485c:	210b      	movs	r1, #11
    485e:	20e0      	movs	r0, #224	; 0xe0
    4860:	4c11      	ldr	r4, [pc, #68]	; (48a8 <Cells_Bal_Close+0x50>)
    4862:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH );   //设置关闭             
    4864:	4a11      	ldr	r2, [pc, #68]	; (48ac <Cells_Bal_Close+0x54>)
    4866:	210a      	movs	r1, #10
    4868:	20e0      	movs	r0, #224	; 0xe0
    486a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CBSEL_ADDR,0x0000 );            //取消电池选定  
    486c:	2200      	movs	r2, #0
    486e:	2115      	movs	r1, #21
    4870:	20e0      	movs	r0, #224	; 0xe0
    4872:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,CB_CTL_ADDR,AFE_Balance_Dis );  //关闭均衡       
    4874:	2201      	movs	r2, #1
    4876:	2114      	movs	r1, #20
    4878:	20e0      	movs	r0, #224	; 0xe0
    487a:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,UVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV
    487c:	25e0      	movs	r5, #224	; 0xe0
    487e:	006d      	lsls	r5, r5, #1
    4880:	002a      	movs	r2, r5
    4882:	2108      	movs	r1, #8
    4884:	20e0      	movs	r0, #224	; 0xe0
    4886:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,OVMSK_ADDR,AFE_CELL13S_P);   //  15S     开启UVOV        
    4888:	002a      	movs	r2, r5
    488a:	2109      	movs	r1, #9
    488c:	20e0      	movs	r0, #224	; 0xe0
    488e:	47a0      	blx	r4
    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //NM50_EN   AFE_SPI_NM50
    4890:	4a07      	ldr	r2, [pc, #28]	; (48b0 <Cells_Bal_Close+0x58>)
    4892:	2118      	movs	r1, #24
    4894:	20e0      	movs	r0, #224	; 0xe0
    4896:	47a0      	blx	r4
    
    ucSPI_Write(MAC_SPI_DEV,LOCK_ADDR,AFE_LOCK);   //lock IC
    4898:	2200      	movs	r2, #0
    489a:	210b      	movs	r1, #11
    489c:	20e0      	movs	r0, #224	; 0xe0
    489e:	47a0      	blx	r4
}
    48a0:	bd70      	pop	{r4, r5, r6, pc}
    48a2:	46c0      	nop			; (mov r8, r8)
    48a4:	0000e3b5 	.word	0x0000e3b5
    48a8:	00007add 	.word	0x00007add
    48ac:	00004007 	.word	0x00004007
    48b0:	00000711 	.word	0x00000711

000048b4 <AFE_ONE_VPC_ADC>:
OUTPUT			: None
NOTICE			: 读取的AD值为开启预充电150ms以后的AD值（猜测）
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
    48b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    48b6:	24c8      	movs	r4, #200	; 0xc8
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    48b8:	4d12      	ldr	r5, [pc, #72]	; (4904 <AFE_ONE_VPC_ADC+0x50>)
    48ba:	4e13      	ldr	r6, [pc, #76]	; (4908 <AFE_ONE_VPC_ADC+0x54>)
			delay_ms(10);
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
			vpc = spi_read_value[0];
			break;
		}
		delay_ms(1);
    48bc:	4f13      	ldr	r7, [pc, #76]	; (490c <AFE_ONE_VPC_ADC+0x58>)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
	{
		ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    48be:	002a      	movs	r2, r5
    48c0:	2130      	movs	r1, #48	; 0x30
    48c2:	20e0      	movs	r0, #224	; 0xe0
    48c4:	47b0      	blx	r6
		if(spi_read_value[0]&0x0001)
    48c6:	882b      	ldrh	r3, [r5, #0]
    48c8:	07db      	lsls	r3, r3, #31
    48ca:	d513      	bpl.n	48f4 <AFE_ONE_VPC_ADC+0x40>
		{
			ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,0x0001);   //clear VAD_DONE
    48cc:	2201      	movs	r2, #1
    48ce:	2130      	movs	r1, #48	; 0x30
    48d0:	20e0      	movs	r0, #224	; 0xe0
    48d2:	4c0f      	ldr	r4, [pc, #60]	; (4910 <AFE_ONE_VPC_ADC+0x5c>)
    48d4:	47a0      	blx	r4
			ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,0x4001);   //END AD
    48d6:	4a0f      	ldr	r2, [pc, #60]	; (4914 <AFE_ONE_VPC_ADC+0x60>)
    48d8:	210a      	movs	r1, #10
    48da:	20e0      	movs	r0, #224	; 0xe0
    48dc:	47a0      	blx	r4
			delay_ms(10);
    48de:	200a      	movs	r0, #10
    48e0:	4b0a      	ldr	r3, [pc, #40]	; (490c <AFE_ONE_VPC_ADC+0x58>)
    48e2:	4798      	blx	r3
			ucSPI_Read(MAC_SPI_DEV,GPIO1_AD_ADDR,spi_read_value);//GPIO1_AD_ADDR VPAC_AD_ADDR
    48e4:	4c07      	ldr	r4, [pc, #28]	; (4904 <AFE_ONE_VPC_ADC+0x50>)
    48e6:	0022      	movs	r2, r4
    48e8:	214a      	movs	r1, #74	; 0x4a
    48ea:	20e0      	movs	r0, #224	; 0xe0
    48ec:	4b06      	ldr	r3, [pc, #24]	; (4908 <AFE_ONE_VPC_ADC+0x54>)
    48ee:	4798      	blx	r3
			vpc = spi_read_value[0];
    48f0:	8820      	ldrh	r0, [r4, #0]
			break;
    48f2:	e006      	b.n	4902 <AFE_ONE_VPC_ADC+0x4e>
		}
		delay_ms(1);
    48f4:	2001      	movs	r0, #1
    48f6:	47b8      	blx	r7
    48f8:	3c01      	subs	r4, #1
    48fa:	b2e4      	uxtb	r4, r4
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
	for(i=0;i<200;i++)
    48fc:	2c00      	cmp	r4, #0
    48fe:	d1de      	bne.n	48be <AFE_ONE_VPC_ADC+0xa>
DATE			: 2016/06/24
*****************************************************************************/
uint16_t AFE_ONE_VPC_ADC(void)
{
	uint8_t i;
	uint16_t vpc = 0;
    4900:	2000      	movs	r0, #0
			break;
		}
		delay_ms(1);
	}
	return vpc;
}
    4902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4904:	20000f9c 	.word	0x20000f9c
    4908:	00007bb9 	.word	0x00007bb9
    490c:	00007e45 	.word	0x00007e45
    4910:	00007add 	.word	0x00007add
    4914:	00004001 	.word	0x00004001

00004918 <SPI_AllReg_WR>:
NOTICE			: 收到电流完成标志--退出STB模式--开启通信--读取AD完成标志,清除，判断--读取AD值
DATE			: 2016/06/24
*****************************************************************************/

void SPI_AllReg_WR(void)
{
    4918:	b570      	push	{r4, r5, r6, lr}
	static uint32_t com_err_cnt = 0;
    if(sys_flags.val.afe_adirq2_flag == 1)
    491a:	4b52      	ldr	r3, [pc, #328]	; (4a64 <SPI_AllReg_WR+0x14c>)
    491c:	785b      	ldrb	r3, [r3, #1]
    491e:	07db      	lsls	r3, r3, #31
    4920:	d400      	bmi.n	4924 <SPI_AllReg_WR+0xc>
    4922:	e090      	b.n	4a46 <SPI_AllReg_WR+0x12e>
		else printf("SOV 低. \r\n");
		uint16_t adc_value = 0;
		Adc_Read_AdcValue(&adc_value);
		printf("ADC = %d. \r\n",adc_value);
		#endif
		Time_update();
    4924:	4b50      	ldr	r3, [pc, #320]	; (4a68 <SPI_AllReg_WR+0x150>)
    4926:	4798      	blx	r3
	    sys_flags.val.afe_adirq2_flag =0;
    4928:	4b4e      	ldr	r3, [pc, #312]	; (4a64 <SPI_AllReg_WR+0x14c>)
    492a:	785a      	ldrb	r2, [r3, #1]
    492c:	2101      	movs	r1, #1
    492e:	438a      	bics	r2, r1
    4930:	705a      	strb	r2, [r3, #1]
	    sys_flags.val.afe_connect_flag =0;
    4932:	781a      	ldrb	r2, [r3, #0]
    4934:	438a      	bics	r2, r1
    4936:	701a      	strb	r2, [r3, #0]
		com_err_cnt = 0;
    4938:	2200      	movs	r2, #0
    493a:	4b4c      	ldr	r3, [pc, #304]	; (4a6c <SPI_AllReg_WR+0x154>)
    493c:	601a      	str	r2, [r3, #0]
    493e:	2280      	movs	r2, #128	; 0x80
    4940:	00d2      	lsls	r2, r2, #3
    4942:	2382      	movs	r3, #130	; 0x82
    4944:	05db      	lsls	r3, r3, #23
    4946:	615a      	str	r2, [r3, #20]
	    //Wdt_Clear(); //应该在AFE响应一次以后喂狗，以防AFE复位导致芯片无法跟AFE契合工作
		STB_Low();
		SPI_Slave_High();		//开启通信需要延迟2ms以上
    4948:	4b49      	ldr	r3, [pc, #292]	; (4a70 <SPI_AllReg_WR+0x158>)
    494a:	4798      	blx	r3
	    delay_ms(3);
    494c:	2003      	movs	r0, #3
    494e:	4b49      	ldr	r3, [pc, #292]	; (4a74 <SPI_AllReg_WR+0x15c>)
    4950:	4798      	blx	r3

	    sleep_delay_cycle++; //休眠延迟,第一次读取不一定是正确值,防止错误进入休眠无法唤醒
    4952:	4a49      	ldr	r2, [pc, #292]	; (4a78 <SPI_AllReg_WR+0x160>)
    4954:	7813      	ldrb	r3, [r2, #0]
    4956:	3301      	adds	r3, #1
    4958:	b2db      	uxtb	r3, r3
    495a:	7013      	strb	r3, [r2, #0]
	    if(afe_flags.val.afe_CellBalance == 1)
    495c:	4b47      	ldr	r3, [pc, #284]	; (4a7c <SPI_AllReg_WR+0x164>)
    495e:	785b      	ldrb	r3, [r3, #1]
    4960:	065b      	lsls	r3, r3, #25
    4962:	d533      	bpl.n	49cc <SPI_AllReg_WR+0xb4>
	    {
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,(AFE_AVD_LATCH | 0x0100));   //设置设置开启
    4964:	4a46      	ldr	r2, [pc, #280]	; (4a80 <SPI_AllReg_WR+0x168>)
    4966:	210a      	movs	r1, #10
    4968:	20e0      	movs	r0, #224	; 0xe0
    496a:	4d46      	ldr	r5, [pc, #280]	; (4a84 <SPI_AllReg_WR+0x16c>)
    496c:	47a8      	blx	r5
		    Cells_Bal_Close();
    496e:	4b46      	ldr	r3, [pc, #280]	; (4a88 <SPI_AllReg_WR+0x170>)
    4970:	4798      	blx	r3
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    4972:	4c46      	ldr	r4, [pc, #280]	; (4a8c <SPI_AllReg_WR+0x174>)
    4974:	0022      	movs	r2, r4
    4976:	2130      	movs	r1, #48	; 0x30
    4978:	20e0      	movs	r0, #224	; 0xe0
    497a:	4b45      	ldr	r3, [pc, #276]	; (4a90 <SPI_AllReg_WR+0x178>)
    497c:	4798      	blx	r3
		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    497e:	2207      	movs	r2, #7
    4980:	2130      	movs	r1, #48	; 0x30
    4982:	20e0      	movs	r0, #224	; 0xe0
    4984:	47a8      	blx	r5
		    delay_us(100);
    4986:	2064      	movs	r0, #100	; 0x64
    4988:	4b42      	ldr	r3, [pc, #264]	; (4a94 <SPI_AllReg_WR+0x17c>)
    498a:	4798      	blx	r3
		    //确实是AD完成,读取数据
		    if((spi_read_value[0]&0x0005) == 0x0005)
    498c:	8823      	ldrh	r3, [r4, #0]
    498e:	2205      	movs	r2, #5
    4990:	4013      	ands	r3, r2
    4992:	2b05      	cmp	r3, #5
    4994:	d106      	bne.n	49a4 <SPI_AllReg_WR+0x8c>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    4996:	3251      	adds	r2, #81	; 0x51
    4998:	2101      	movs	r1, #1
    499a:	20e0      	movs	r0, #224	; 0xe0
    499c:	4b3e      	ldr	r3, [pc, #248]	; (4a98 <SPI_AllReg_WR+0x180>)
    499e:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_1();
    49a0:	4b3e      	ldr	r3, [pc, #248]	; (4a9c <SPI_AllReg_WR+0x184>)
    49a2:	4798      	blx	r3
		    }
		    delay_us(200);
    49a4:	20c8      	movs	r0, #200	; 0xc8
    49a6:	4b3b      	ldr	r3, [pc, #236]	; (4a94 <SPI_AllReg_WR+0x17c>)
    49a8:	4798      	blx	r3
		    delay_ms(1);
    49aa:	2001      	movs	r0, #1
    49ac:	4b31      	ldr	r3, [pc, #196]	; (4a74 <SPI_AllReg_WR+0x15c>)
    49ae:	4798      	blx	r3
		    AFE_ONE_VPC_ADC();
    49b0:	4b3b      	ldr	r3, [pc, #236]	; (4aa0 <SPI_AllReg_WR+0x188>)
    49b2:	4798      	blx	r3
		    if((spi_read_value[0]&0x0001) == 0x0001)
    49b4:	4b35      	ldr	r3, [pc, #212]	; (4a8c <SPI_AllReg_WR+0x174>)
    49b6:	881b      	ldrh	r3, [r3, #0]
    49b8:	07db      	lsls	r3, r3, #31
    49ba:	d525      	bpl.n	4a08 <SPI_AllReg_WR+0xf0>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    49bc:	2256      	movs	r2, #86	; 0x56
    49be:	2101      	movs	r1, #1
    49c0:	20e0      	movs	r0, #224	; 0xe0
    49c2:	4b35      	ldr	r3, [pc, #212]	; (4a98 <SPI_AllReg_WR+0x180>)
    49c4:	4798      	blx	r3
			    vAPI_ADC_Read_Data_bal_2();
    49c6:	4b37      	ldr	r3, [pc, #220]	; (4aa4 <SPI_AllReg_WR+0x18c>)
    49c8:	4798      	blx	r3
    49ca:	e01d      	b.n	4a08 <SPI_AllReg_WR+0xf0>
		    }
	    }
	    else
	    {	
		    ucSPI_Write(MAC_SPI_DEV,OP_MODE_ADDR,AFE_AVD_LATCH);   //END AD
    49cc:	4a36      	ldr	r2, [pc, #216]	; (4aa8 <SPI_AllReg_WR+0x190>)
    49ce:	210a      	movs	r1, #10
    49d0:	20e0      	movs	r0, #224	; 0xe0
    49d2:	4d2c      	ldr	r5, [pc, #176]	; (4a84 <SPI_AllReg_WR+0x16c>)
    49d4:	47a8      	blx	r5
		    
		    ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value);
    49d6:	4c2d      	ldr	r4, [pc, #180]	; (4a8c <SPI_AllReg_WR+0x174>)
    49d8:	0022      	movs	r2, r4
    49da:	2130      	movs	r1, #48	; 0x30
    49dc:	20e0      	movs	r0, #224	; 0xe0
    49de:	4b2c      	ldr	r3, [pc, #176]	; (4a90 <SPI_AllReg_WR+0x178>)
    49e0:	4798      	blx	r3

		    ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,AFE_VAD_DONE);   //clear VAD_DONE
    49e2:	2207      	movs	r2, #7
    49e4:	2130      	movs	r1, #48	; 0x30
    49e6:	20e0      	movs	r0, #224	; 0xe0
    49e8:	47a8      	blx	r5
		    delay_us(100);
    49ea:	2064      	movs	r0, #100	; 0x64
    49ec:	4b29      	ldr	r3, [pc, #164]	; (4a94 <SPI_AllReg_WR+0x17c>)
    49ee:	4798      	blx	r3
		    //确实是AD完成,读取数据

		    if((spi_read_value[0]&0x0005) == 0x0005)
    49f0:	8823      	ldrh	r3, [r4, #0]
    49f2:	2205      	movs	r2, #5
    49f4:	4013      	ands	r3, r2
    49f6:	2b05      	cmp	r3, #5
    49f8:	d106      	bne.n	4a08 <SPI_AllReg_WR+0xf0>
		    {
			    ucSPI_Continue_Read(MAC_SPI_DEV,MAC_AN49503_READ_ADR,MAC_AN49503_READ_CNT);
    49fa:	3251      	adds	r2, #81	; 0x51
    49fc:	2101      	movs	r1, #1
    49fe:	20e0      	movs	r0, #224	; 0xe0
    4a00:	4b25      	ldr	r3, [pc, #148]	; (4a98 <SPI_AllReg_WR+0x180>)
    4a02:	4798      	blx	r3
			    vAPI_ADC_Read_Data();
    4a04:	4b29      	ldr	r3, [pc, #164]	; (4aac <SPI_AllReg_WR+0x194>)
    4a06:	4798      	blx	r3
		    }
	    }
	    AFE_Init();
    4a08:	4b29      	ldr	r3, [pc, #164]	; (4ab0 <SPI_AllReg_WR+0x198>)
    4a0a:	4798      	blx	r3
	    AFE_Control();
    4a0c:	4b29      	ldr	r3, [pc, #164]	; (4ab4 <SPI_AllReg_WR+0x19c>)
    4a0e:	4798      	blx	r3

	    if(afe_flags.val.afe_CellBalance == 1)
    4a10:	4b1a      	ldr	r3, [pc, #104]	; (4a7c <SPI_AllReg_WR+0x164>)
    4a12:	785b      	ldrb	r3, [r3, #1]
    4a14:	065b      	lsls	r3, r3, #25
    4a16:	d505      	bpl.n	4a24 <SPI_AllReg_WR+0x10c>
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_NM50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4a18:	4a27      	ldr	r2, [pc, #156]	; (4ab8 <SPI_AllReg_WR+0x1a0>)
    4a1a:	2118      	movs	r1, #24
    4a1c:	20e0      	movs	r0, #224	; 0xe0
    4a1e:	4b19      	ldr	r3, [pc, #100]	; (4a84 <SPI_AllReg_WR+0x16c>)
    4a20:	4798      	blx	r3
    4a22:	e004      	b.n	4a2e <SPI_AllReg_WR+0x116>
	    }
	    else
	    {
		    ucSPI_Write(MAC_SPI_DEV,SPICTL_ADDR,AFE_SPI_LP50);   //LP50_EN   AFE_SPI_LP50  cellzzy
    4a24:	4a25      	ldr	r2, [pc, #148]	; (4abc <SPI_AllReg_WR+0x1a4>)
    4a26:	2118      	movs	r1, #24
    4a28:	20e0      	movs	r0, #224	; 0xe0
    4a2a:	4b16      	ldr	r3, [pc, #88]	; (4a84 <SPI_AllReg_WR+0x16c>)
    4a2c:	4798      	blx	r3
	    }
	    SPI_Slave_Low();
    4a2e:	4b24      	ldr	r3, [pc, #144]	; (4ac0 <SPI_AllReg_WR+0x1a8>)
    4a30:	4798      	blx	r3
	    delay_ms(3);
    4a32:	2003      	movs	r0, #3
    4a34:	4b0f      	ldr	r3, [pc, #60]	; (4a74 <SPI_AllReg_WR+0x15c>)
    4a36:	4798      	blx	r3
    
	    NormalCapacityProc();//容量更新
    4a38:	4b22      	ldr	r3, [pc, #136]	; (4ac4 <SPI_AllReg_WR+0x1ac>)
    4a3a:	4798      	blx	r3
	    Sys_250ms_tick();    //系统250ms更新
    4a3c:	4b22      	ldr	r3, [pc, #136]	; (4ac8 <SPI_AllReg_WR+0x1b0>)
    4a3e:	4798      	blx	r3
		Flag_Process();     // 设置通信标志位信息
    4a40:	4b22      	ldr	r3, [pc, #136]	; (4acc <SPI_AllReg_WR+0x1b4>)
    4a42:	4798      	blx	r3
    4a44:	e00d      	b.n	4a62 <SPI_AllReg_WR+0x14a>
	    //                low_power_cnt++;
	    //            }
    }
	else
	{
		delay_ms(1);
    4a46:	2001      	movs	r0, #1
    4a48:	4b0a      	ldr	r3, [pc, #40]	; (4a74 <SPI_AllReg_WR+0x15c>)
    4a4a:	4798      	blx	r3
		com_err_cnt++;
    4a4c:	4a07      	ldr	r2, [pc, #28]	; (4a6c <SPI_AllReg_WR+0x154>)
    4a4e:	6813      	ldr	r3, [r2, #0]
    4a50:	3301      	adds	r3, #1
    4a52:	6013      	str	r3, [r2, #0]
		if(com_err_cnt > 2000)
    4a54:	22fa      	movs	r2, #250	; 0xfa
    4a56:	00d2      	lsls	r2, r2, #3
    4a58:	4293      	cmp	r3, r2
    4a5a:	d902      	bls.n	4a62 <SPI_AllReg_WR+0x14a>
		{
			AFE_disconnect = 1;
    4a5c:	2201      	movs	r2, #1
    4a5e:	4b1c      	ldr	r3, [pc, #112]	; (4ad0 <SPI_AllReg_WR+0x1b8>)
    4a60:	701a      	strb	r2, [r3, #0]
		}
	}
}
    4a62:	bd70      	pop	{r4, r5, r6, pc}
    4a64:	20000fac 	.word	0x20000fac
    4a68:	00005e45 	.word	0x00005e45
    4a6c:	20000034 	.word	0x20000034
    4a70:	00007a69 	.word	0x00007a69
    4a74:	00007e45 	.word	0x00007e45
    4a78:	20000fa8 	.word	0x20000fa8
    4a7c:	2000111c 	.word	0x2000111c
    4a80:	00004107 	.word	0x00004107
    4a84:	00007add 	.word	0x00007add
    4a88:	00004859 	.word	0x00004859
    4a8c:	20000f9c 	.word	0x20000f9c
    4a90:	00007bb9 	.word	0x00007bb9
    4a94:	00007e19 	.word	0x00007e19
    4a98:	00007cb1 	.word	0x00007cb1
    4a9c:	00004291 	.word	0x00004291
    4aa0:	000048b5 	.word	0x000048b5
    4aa4:	00004561 	.word	0x00004561
    4aa8:	00004007 	.word	0x00004007
    4aac:	000045a1 	.word	0x000045a1
    4ab0:	000047cd 	.word	0x000047cd
    4ab4:	00006f61 	.word	0x00006f61
    4ab8:	00000701 	.word	0x00000701
    4abc:	00000711 	.word	0x00000711
    4ac0:	000078ed 	.word	0x000078ed
    4ac4:	0000775d 	.word	0x0000775d
    4ac8:	0000645d 	.word	0x0000645d
    4acc:	000065a9 	.word	0x000065a9
    4ad0:	20000ff4 	.word	0x20000ff4

00004ad4 <AFE_Reg_Read>:
 *                     将SPI读取到的内容处理以及分类和校准
 *                                ↓
 *                           再次回到开头→↑
******************************************************************************/
void AFE_Reg_Read(void)
{
    4ad4:	b510      	push	{r4, lr}
	SPI_AllReg_WR();        //zzy20161101 除此之外为增加项目
    4ad6:	4b01      	ldr	r3, [pc, #4]	; (4adc <AFE_Reg_Read+0x8>)
    4ad8:	4798      	blx	r3
}
    4ada:	bd10      	pop	{r4, pc}
    4adc:	00004919 	.word	0x00004919

00004ae0 <AFE_HardwareProtection_Read>:
NOTICE			: 直接读取STAT寄存器,OV,UV属于电压达到自动解除,所以定期清除标志
*                 SCD,OCD,OCC为硬件保护,软件清除,需要软件锁住放电,再清除标志位,硬件恢复完毕,软件开启放电
DATE			: 2016/06/24
*****************************************************************************/
void AFE_HardwareProtection_Read(void)
{
    4ae0:	b570      	push	{r4, r5, r6, lr}
	uint16_t flag;
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
    4ae2:	4a7c      	ldr	r2, [pc, #496]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4ae4:	7853      	ldrb	r3, [r2, #1]
    4ae6:	2104      	movs	r1, #4
    4ae8:	438b      	bics	r3, r1
    4aea:	7053      	strb	r3, [r2, #1]
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
    4aec:	4a7a      	ldr	r2, [pc, #488]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
    4aee:	312c      	adds	r1, #44	; 0x2c
    4af0:	20e0      	movs	r0, #224	; 0xe0
    4af2:	4b7a      	ldr	r3, [pc, #488]	; (4cdc <AFE_HardwareProtection_Read+0x1fc>)
    4af4:	4798      	blx	r3
    4af6:	2800      	cmp	r0, #0
    4af8:	d123      	bne.n	4b42 <AFE_HardwareProtection_Read+0x62>
	{
		flag = spi_read_value[0]&ST_PROTECT;
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4afa:	4c76      	ldr	r4, [pc, #472]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
	//   ucSPI_Read(MAC_SPI_DEV,MODE_STAT_ADDR,spi_read_value);  // SCD OCD DCD FLAG---出现
	
	afe_flags.val.afe_read_reg_err_flag =0;
	if(ucSPI_Read(MAC_SPI_DEV,STAT_ADDR,spi_read_value)==0)  // UV HV SCD OCD DCD FLAG ---保护
	{
		flag = spi_read_value[0]&ST_PROTECT;
    4afc:	4b76      	ldr	r3, [pc, #472]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
		flag &= 0x0370;
		afe_flags.VAL &= 0xFC8F;
		afe_flags.VAL |= flag;
    4afe:	8819      	ldrh	r1, [r3, #0]
    4b00:	23dc      	movs	r3, #220	; 0xdc
    4b02:	009b      	lsls	r3, r3, #2
    4b04:	4019      	ands	r1, r3
    4b06:	8823      	ldrh	r3, [r4, #0]
    4b08:	4a75      	ldr	r2, [pc, #468]	; (4ce0 <AFE_HardwareProtection_Read+0x200>)
    4b0a:	4013      	ands	r3, r2
    4b0c:	430b      	orrs	r3, r1
    4b0e:	8023      	strh	r3, [r4, #0]
		//保护恢复
		ucSPI_Write(MAC_SPI_DEV,OVL_STAT_ADDR,0x0000);   //clear OV
    4b10:	2200      	movs	r2, #0
    4b12:	2152      	movs	r1, #82	; 0x52
    4b14:	30e0      	adds	r0, #224	; 0xe0
    4b16:	4d73      	ldr	r5, [pc, #460]	; (4ce4 <AFE_HardwareProtection_Read+0x204>)
    4b18:	47a8      	blx	r5
		ucSPI_Write(MAC_SPI_DEV,UVL_STAT_ADDR,0x0000);   //clear UV
    4b1a:	2200      	movs	r2, #0
    4b1c:	2153      	movs	r1, #83	; 0x53
    4b1e:	20e0      	movs	r0, #224	; 0xe0
    4b20:	47a8      	blx	r5
		if((afe_flags.val.afe_ov_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    4b22:	7863      	ldrb	r3, [r4, #1]
    4b24:	079b      	lsls	r3, r3, #30
    4b26:	d100      	bne.n	4b2a <AFE_HardwareProtection_Read+0x4a>
    4b28:	e0cc      	b.n	4cc4 <AFE_HardwareProtection_Read+0x1e4>
		{
			sys_flags.val.afe_volt_protect_flag = 1;
    4b2a:	4a6f      	ldr	r2, [pc, #444]	; (4ce8 <AFE_HardwareProtection_Read+0x208>)
    4b2c:	7851      	ldrb	r1, [r2, #1]
    4b2e:	2308      	movs	r3, #8
    4b30:	430b      	orrs	r3, r1
    4b32:	7053      	strb	r3, [r2, #1]
    4b34:	e00a      	b.n	4b4c <AFE_HardwareProtection_Read+0x6c>
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
			{
				sys_flags.val.afe_volt_protect_flag =0;
    4b36:	4a6c      	ldr	r2, [pc, #432]	; (4ce8 <AFE_HardwareProtection_Read+0x208>)
    4b38:	7853      	ldrb	r3, [r2, #1]
    4b3a:	2108      	movs	r1, #8
    4b3c:	438b      	bics	r3, r1
    4b3e:	7053      	strb	r3, [r2, #1]
    4b40:	e004      	b.n	4b4c <AFE_HardwareProtection_Read+0x6c>
			}
		}
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4b42:	4a64      	ldr	r2, [pc, #400]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4b44:	7851      	ldrb	r1, [r2, #1]
    4b46:	2304      	movs	r3, #4
    4b48:	430b      	orrs	r3, r1
    4b4a:	7053      	strb	r3, [r2, #1]
	//                }
	//            }
	//        }
	//    }
	
	if(afe_flags.VAL&AFE_SCD_OCD_OCC)
    4b4c:	4b61      	ldr	r3, [pc, #388]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4b4e:	881b      	ldrh	r3, [r3, #0]
    4b50:	2270      	movs	r2, #112	; 0x70
    4b52:	421a      	tst	r2, r3
    4b54:	d100      	bne.n	4b58 <AFE_HardwareProtection_Read+0x78>
    4b56:	e080      	b.n	4c5a <AFE_HardwareProtection_Read+0x17a>
	{
		//保护恢复
		if(AFE_OC_DELAY_CNT >40) //250ms * 4 = 1S
    4b58:	4b64      	ldr	r3, [pc, #400]	; (4cec <AFE_HardwareProtection_Read+0x20c>)
    4b5a:	781b      	ldrb	r3, [r3, #0]
    4b5c:	b2db      	uxtb	r3, r3
    4b5e:	2b28      	cmp	r3, #40	; 0x28
    4b60:	d925      	bls.n	4bae <AFE_HardwareProtection_Read+0xce>
		{
			if(AFE_OC_DELAY_CNT_LIMIT <6)
    4b62:	4b63      	ldr	r3, [pc, #396]	; (4cf0 <AFE_HardwareProtection_Read+0x210>)
    4b64:	781b      	ldrb	r3, [r3, #0]
    4b66:	b2db      	uxtb	r3, r3
    4b68:	2b05      	cmp	r3, #5
    4b6a:	d81d      	bhi.n	4ba8 <AFE_HardwareProtection_Read+0xc8>
			{
				AFE_OC_DELAY_CNT_LIMIT++;
    4b6c:	4a60      	ldr	r2, [pc, #384]	; (4cf0 <AFE_HardwareProtection_Read+0x210>)
    4b6e:	7813      	ldrb	r3, [r2, #0]
    4b70:	3301      	adds	r3, #1
    4b72:	b2db      	uxtb	r3, r3
    4b74:	7013      	strb	r3, [r2, #0]
				AFE_OC_DELAY_CNT =0;
    4b76:	2200      	movs	r2, #0
    4b78:	4b5c      	ldr	r3, [pc, #368]	; (4cec <AFE_HardwareProtection_Read+0x20c>)
    4b7a:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4b7c:	22a0      	movs	r2, #160	; 0xa0
    4b7e:	0212      	lsls	r2, r2, #8
    4b80:	2103      	movs	r1, #3
    4b82:	20e0      	movs	r0, #224	; 0xe0
    4b84:	4c57      	ldr	r4, [pc, #348]	; (4ce4 <AFE_HardwareProtection_Read+0x204>)
    4b86:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4b88:	22dc      	movs	r2, #220	; 0xdc
    4b8a:	0092      	lsls	r2, r2, #2
    4b8c:	2130      	movs	r1, #48	; 0x30
    4b8e:	20e0      	movs	r0, #224	; 0xe0
    4b90:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b92:	2580      	movs	r5, #128	; 0x80
    4b94:	022d      	lsls	r5, r5, #8
    4b96:	002a      	movs	r2, r5
    4b98:	2103      	movs	r1, #3
    4b9a:	20e0      	movs	r0, #224	; 0xe0
    4b9c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4b9e:	002a      	movs	r2, r5
    4ba0:	2103      	movs	r1, #3
    4ba2:	20e0      	movs	r0, #224	; 0xe0
    4ba4:	47a0      	blx	r4
    4ba6:	e002      	b.n	4bae <AFE_HardwareProtection_Read+0xce>
			}
			else
			{
				AFE_OC_DELAY_CNT = 41;
    4ba8:	2229      	movs	r2, #41	; 0x29
    4baa:	4b50      	ldr	r3, [pc, #320]	; (4cec <AFE_HardwareProtection_Read+0x20c>)
    4bac:	701a      	strb	r2, [r3, #0]
			}

		}
		if(AFE_SCD_DELAY_CNT >80)
    4bae:	4b51      	ldr	r3, [pc, #324]	; (4cf4 <AFE_HardwareProtection_Read+0x214>)
    4bb0:	781b      	ldrb	r3, [r3, #0]
    4bb2:	b2db      	uxtb	r3, r3
    4bb4:	2b50      	cmp	r3, #80	; 0x50
    4bb6:	d925      	bls.n	4c04 <AFE_HardwareProtection_Read+0x124>
		{
			if(AFE_SCD_DELAY_CNT_LIMIT <6)
    4bb8:	4b4f      	ldr	r3, [pc, #316]	; (4cf8 <AFE_HardwareProtection_Read+0x218>)
    4bba:	781b      	ldrb	r3, [r3, #0]
    4bbc:	b2db      	uxtb	r3, r3
    4bbe:	2b05      	cmp	r3, #5
    4bc0:	d81d      	bhi.n	4bfe <AFE_HardwareProtection_Read+0x11e>
			{
				AFE_SCD_DELAY_CNT_LIMIT++;
    4bc2:	4a4d      	ldr	r2, [pc, #308]	; (4cf8 <AFE_HardwareProtection_Read+0x218>)
    4bc4:	7813      	ldrb	r3, [r2, #0]
    4bc6:	3301      	adds	r3, #1
    4bc8:	b2db      	uxtb	r3, r3
    4bca:	7013      	strb	r3, [r2, #0]
				AFE_SCD_DELAY_CNT =0;
    4bcc:	2200      	movs	r2, #0
    4bce:	4b49      	ldr	r3, [pc, #292]	; (4cf4 <AFE_HardwareProtection_Read+0x214>)
    4bd0:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4bd2:	22a0      	movs	r2, #160	; 0xa0
    4bd4:	0212      	lsls	r2, r2, #8
    4bd6:	2103      	movs	r1, #3
    4bd8:	20e0      	movs	r0, #224	; 0xe0
    4bda:	4c42      	ldr	r4, [pc, #264]	; (4ce4 <AFE_HardwareProtection_Read+0x204>)
    4bdc:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4bde:	22dc      	movs	r2, #220	; 0xdc
    4be0:	0092      	lsls	r2, r2, #2
    4be2:	2130      	movs	r1, #48	; 0x30
    4be4:	20e0      	movs	r0, #224	; 0xe0
    4be6:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4be8:	2580      	movs	r5, #128	; 0x80
    4bea:	022d      	lsls	r5, r5, #8
    4bec:	002a      	movs	r2, r5
    4bee:	2103      	movs	r1, #3
    4bf0:	20e0      	movs	r0, #224	; 0xe0
    4bf2:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4bf4:	002a      	movs	r2, r5
    4bf6:	2103      	movs	r1, #3
    4bf8:	20e0      	movs	r0, #224	; 0xe0
    4bfa:	47a0      	blx	r4
    4bfc:	e002      	b.n	4c04 <AFE_HardwareProtection_Read+0x124>
			}
			else
			{
				AFE_SCD_DELAY_CNT = 41;
    4bfe:	2229      	movs	r2, #41	; 0x29
    4c00:	4b3c      	ldr	r3, [pc, #240]	; (4cf4 <AFE_HardwareProtection_Read+0x214>)
    4c02:	701a      	strb	r2, [r3, #0]
			}
		}
		if(AFE_OCC_DELAY_CNT >40)
    4c04:	4b3d      	ldr	r3, [pc, #244]	; (4cfc <AFE_HardwareProtection_Read+0x21c>)
    4c06:	781b      	ldrb	r3, [r3, #0]
    4c08:	b2db      	uxtb	r3, r3
    4c0a:	2b28      	cmp	r3, #40	; 0x28
    4c0c:	d925      	bls.n	4c5a <AFE_HardwareProtection_Read+0x17a>
		{
			if(AFE_OCC_DELAY_CNT_LIMIT <6)
    4c0e:	4b3c      	ldr	r3, [pc, #240]	; (4d00 <AFE_HardwareProtection_Read+0x220>)
    4c10:	781b      	ldrb	r3, [r3, #0]
    4c12:	b2db      	uxtb	r3, r3
    4c14:	2b05      	cmp	r3, #5
    4c16:	d81d      	bhi.n	4c54 <AFE_HardwareProtection_Read+0x174>
			{
				AFE_OCC_DELAY_CNT_LIMIT++;
    4c18:	4a39      	ldr	r2, [pc, #228]	; (4d00 <AFE_HardwareProtection_Read+0x220>)
    4c1a:	7813      	ldrb	r3, [r2, #0]
    4c1c:	3301      	adds	r3, #1
    4c1e:	b2db      	uxtb	r3, r3
    4c20:	7013      	strb	r3, [r2, #0]
				AFE_OCC_DELAY_CNT =0;
    4c22:	2200      	movs	r2, #0
    4c24:	4b35      	ldr	r3, [pc, #212]	; (4cfc <AFE_HardwareProtection_Read+0x21c>)
    4c26:	701a      	strb	r2, [r3, #0]
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_CLR);   //clear FDR
    4c28:	22a0      	movs	r2, #160	; 0xa0
    4c2a:	0212      	lsls	r2, r2, #8
    4c2c:	2103      	movs	r1, #3
    4c2e:	20e0      	movs	r0, #224	; 0xe0
    4c30:	4c2c      	ldr	r4, [pc, #176]	; (4ce4 <AFE_HardwareProtection_Read+0x204>)
    4c32:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,STAT_ADDR,ST_PROTECT);   //clear SCD OCD OCC
    4c34:	22dc      	movs	r2, #220	; 0xdc
    4c36:	0092      	lsls	r2, r2, #2
    4c38:	2130      	movs	r1, #48	; 0x30
    4c3a:	20e0      	movs	r0, #224	; 0xe0
    4c3c:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4c3e:	2580      	movs	r5, #128	; 0x80
    4c40:	022d      	lsls	r5, r5, #8
    4c42:	002a      	movs	r2, r5
    4c44:	2103      	movs	r1, #3
    4c46:	20e0      	movs	r0, #224	; 0xe0
    4c48:	47a0      	blx	r4
				ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR     _LIMIT
    4c4a:	002a      	movs	r2, r5
    4c4c:	2103      	movs	r1, #3
    4c4e:	20e0      	movs	r0, #224	; 0xe0
    4c50:	47a0      	blx	r4
    4c52:	e002      	b.n	4c5a <AFE_HardwareProtection_Read+0x17a>
			}
			else
			{
				AFE_OCC_DELAY_CNT = 41;
    4c54:	2229      	movs	r2, #41	; 0x29
    4c56:	4b29      	ldr	r3, [pc, #164]	; (4cfc <AFE_HardwareProtection_Read+0x21c>)
    4c58:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	if(ucSPI_Read(MAC_SPI_DEV,FDRV_CTRL_ADDR,spi_read_value) ==0)
    4c5a:	4a1f      	ldr	r2, [pc, #124]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
    4c5c:	2103      	movs	r1, #3
    4c5e:	20e0      	movs	r0, #224	; 0xe0
    4c60:	4b1e      	ldr	r3, [pc, #120]	; (4cdc <AFE_HardwareProtection_Read+0x1fc>)
    4c62:	4798      	blx	r3
    4c64:	2800      	cmp	r0, #0
    4c66:	d115      	bne.n	4c94 <AFE_HardwareProtection_Read+0x1b4>
	{
		if((spi_read_value[0]&AFE_FET_CLR_BIT) ==0)//xxy zzy
    4c68:	4b1b      	ldr	r3, [pc, #108]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
    4c6a:	881b      	ldrh	r3, [r3, #0]
    4c6c:	049b      	lsls	r3, r3, #18
    4c6e:	d405      	bmi.n	4c7c <AFE_HardwareProtection_Read+0x19c>
		{
			
			afe_flags.val.afe_FET_CLR_BIT=0;
    4c70:	4a18      	ldr	r2, [pc, #96]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4c72:	7853      	ldrb	r3, [r2, #1]
    4c74:	217f      	movs	r1, #127	; 0x7f
    4c76:	400b      	ands	r3, r1
    4c78:	7053      	strb	r3, [r2, #1]
    4c7a:	e00b      	b.n	4c94 <AFE_HardwareProtection_Read+0x1b4>
		}
		else
		{
			afe_flags.val.afe_FET_CLR_BIT=1;
    4c7c:	4a15      	ldr	r2, [pc, #84]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4c7e:	7853      	ldrb	r3, [r2, #1]
    4c80:	2180      	movs	r1, #128	; 0x80
    4c82:	4249      	negs	r1, r1
    4c84:	430b      	orrs	r3, r1
    4c86:	7053      	strb	r3, [r2, #1]
			ucSPI_Write(MAC_SPI_DEV,FDRV_CTRL_ADDR,AFE_FET_AUTO_CONTROL);   //clear FDR
    4c88:	2280      	movs	r2, #128	; 0x80
    4c8a:	0212      	lsls	r2, r2, #8
    4c8c:	3183      	adds	r1, #131	; 0x83
    4c8e:	20e0      	movs	r0, #224	; 0xe0
    4c90:	4b14      	ldr	r3, [pc, #80]	; (4ce4 <AFE_HardwareProtection_Read+0x204>)
    4c92:	4798      	blx	r3
		}
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
    4c94:	4a10      	ldr	r2, [pc, #64]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
    4c96:	2155      	movs	r1, #85	; 0x55
    4c98:	20e0      	movs	r0, #224	; 0xe0
    4c9a:	4b10      	ldr	r3, [pc, #64]	; (4cdc <AFE_HardwareProtection_Read+0x1fc>)
    4c9c:	4798      	blx	r3
    4c9e:	2800      	cmp	r0, #0
    4ca0:	d10a      	bne.n	4cb8 <AFE_HardwareProtection_Read+0x1d8>
	{
		flag = spi_read_value[0]&0x000C;
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4ca2:	490c      	ldr	r1, [pc, #48]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
	}
	
	//FET DRIVE READ FET状态
	if(ucSPI_Read(MAC_SPI_DEV,FDRVSTAT_ADDR,spi_read_value) == 0)  // FDR PROTECT
	{
		flag = spi_read_value[0]&0x000C;
    4ca4:	4b0c      	ldr	r3, [pc, #48]	; (4cd8 <AFE_HardwareProtection_Read+0x1f8>)
		flag >>=2;
		afe_flags.VAL &= 0xFFFC;
		afe_flags.VAL |= flag;
    4ca6:	881b      	ldrh	r3, [r3, #0]
    4ca8:	071b      	lsls	r3, r3, #28
    4caa:	0f9b      	lsrs	r3, r3, #30
    4cac:	880a      	ldrh	r2, [r1, #0]
    4cae:	3003      	adds	r0, #3
    4cb0:	4382      	bics	r2, r0
    4cb2:	4313      	orrs	r3, r2
    4cb4:	800b      	strh	r3, [r1, #0]
    4cb6:	e00b      	b.n	4cd0 <AFE_HardwareProtection_Read+0x1f0>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
    4cb8:	4a06      	ldr	r2, [pc, #24]	; (4cd4 <AFE_HardwareProtection_Read+0x1f4>)
    4cba:	7851      	ldrb	r1, [r2, #1]
    4cbc:	2304      	movs	r3, #4
    4cbe:	430b      	orrs	r3, r1
    4cc0:	7053      	strb	r3, [r2, #1]
	}
}
    4cc2:	e005      	b.n	4cd0 <AFE_HardwareProtection_Read+0x1f0>
			sys_flags.val.afe_volt_protect_flag = 1;
		}
		//20160912 清除 afe_volt_protect_flag标志
		if((afe_flags.val.afe_ov_flag ==0)&&(afe_flags.val.afe_uv_flag ==0))
		{
			if(sys_flags.val.afe_volt_protect_flag == 1)
    4cc4:	4b08      	ldr	r3, [pc, #32]	; (4ce8 <AFE_HardwareProtection_Read+0x208>)
    4cc6:	785b      	ldrb	r3, [r3, #1]
    4cc8:	071b      	lsls	r3, r3, #28
    4cca:	d500      	bpl.n	4cce <AFE_HardwareProtection_Read+0x1ee>
    4ccc:	e733      	b.n	4b36 <AFE_HardwareProtection_Read+0x56>
    4cce:	e73d      	b.n	4b4c <AFE_HardwareProtection_Read+0x6c>
	}
	else
	{
		afe_flags.val.afe_read_reg_err_flag =1;
	}
}
    4cd0:	bd70      	pop	{r4, r5, r6, pc}
    4cd2:	46c0      	nop			; (mov r8, r8)
    4cd4:	2000111c 	.word	0x2000111c
    4cd8:	20000f9c 	.word	0x20000f9c
    4cdc:	00007bb9 	.word	0x00007bb9
    4ce0:	fffffc8f 	.word	0xfffffc8f
    4ce4:	00007add 	.word	0x00007add
    4ce8:	20000fac 	.word	0x20000fac
    4cec:	20001146 	.word	0x20001146
    4cf0:	20000038 	.word	0x20000038
    4cf4:	20001142 	.word	0x20001142
    4cf8:	20000031 	.word	0x20000031
    4cfc:	2000111a 	.word	0x2000111a
    4d00:	20000030 	.word	0x20000030

00004d04 <configure_can>:
uint8_t profile_data[128] = {0};
	
uint8_t address_conflict = 0;

void configure_can(void)
{
    4d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d06:	4647      	mov	r7, r8
    4d08:	b480      	push	{r7}
    4d0a:	b08a      	sub	sp, #40	; 0x28
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    4d0c:	ae09      	add	r6, sp, #36	; 0x24
    4d0e:	2400      	movs	r4, #0
    4d10:	7074      	strb	r4, [r6, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4d12:	2501      	movs	r5, #1
    4d14:	70b5      	strb	r5, [r6, #2]
	config->powersave    = false;
    4d16:	70f4      	strb	r4, [r6, #3]
	/* Set up the CAN TX/RX pins */
	struct system_pinmux_config pin_config;
	system_pinmux_get_config_defaults(&pin_config);
	pin_config.mux_position = CAN_TX_MUX_SETTING;
    4d18:	2306      	movs	r3, #6
    4d1a:	4698      	mov	r8, r3
    4d1c:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_TX_PIN, &pin_config);
    4d1e:	0031      	movs	r1, r6
    4d20:	2018      	movs	r0, #24
    4d22:	4f20      	ldr	r7, [pc, #128]	; (4da4 <configure_can+0xa0>)
    4d24:	47b8      	blx	r7
	pin_config.mux_position = CAN_RX_MUX_SETTING;
    4d26:	4643      	mov	r3, r8
    4d28:	7033      	strb	r3, [r6, #0]
	system_pinmux_pin_set_config(CAN_RX_PIN, &pin_config);
    4d2a:	0031      	movs	r1, r6
    4d2c:	2019      	movs	r0, #25
    4d2e:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->clock_source = GCLK_GENERATOR_8;
    4d30:	2308      	movs	r3, #8
    4d32:	466a      	mov	r2, sp
    4d34:	7013      	strb	r3, [r2, #0]
	config->run_in_standby = false;
    4d36:	7054      	strb	r4, [r2, #1]
	config->watchdog_configuration = 0x00;
    4d38:	7094      	strb	r4, [r2, #2]
	config->transmit_pause = true;
    4d3a:	70d5      	strb	r5, [r2, #3]
	config->edge_filtering = true;
    4d3c:	7115      	strb	r5, [r2, #4]
	config->protocol_exception_handling = true;
    4d3e:	7155      	strb	r5, [r2, #5]
	config->automatic_retransmission = true;
    4d40:	7195      	strb	r5, [r2, #6]
	config->clock_stop_request = false;
    4d42:	71d4      	strb	r4, [r2, #7]
	config->clock_stop_acknowledge = false;
    4d44:	7214      	strb	r4, [r2, #8]
	config->timestamp_prescaler = 0;
    4d46:	7254      	strb	r4, [r2, #9]
	config->timeout_period = 0xFFFF;
    4d48:	2301      	movs	r3, #1
    4d4a:	425b      	negs	r3, r3
    4d4c:	8153      	strh	r3, [r2, #10]
	config->timeout_mode = CAN_TIMEOUT_CONTINUES;
    4d4e:	7314      	strb	r4, [r2, #12]
	config->timeout_enable = false;
    4d50:	7354      	strb	r4, [r2, #13]
	config->tdc_enable = false;
    4d52:	7394      	strb	r4, [r2, #14]
	config->delay_compensation_offset = 0;
    4d54:	73d4      	strb	r4, [r2, #15]
	config->delay_compensation_filter_window_length = 0;
    4d56:	7414      	strb	r4, [r2, #16]
	config->nonmatching_frames_action_standard = CAN_NONMATCHING_FRAMES_REJECT;
    4d58:	2302      	movs	r3, #2
    4d5a:	7453      	strb	r3, [r2, #17]
	config->nonmatching_frames_action_extended = CAN_NONMATCHING_FRAMES_REJECT;
    4d5c:	7493      	strb	r3, [r2, #18]
	config->remote_frames_standard_reject = true;
    4d5e:	74d5      	strb	r5, [r2, #19]
	config->remote_frames_extended_reject = true;
    4d60:	7515      	strb	r5, [r2, #20]
	config->extended_id_mask = 0x1FFFFFFF;
    4d62:	4b11      	ldr	r3, [pc, #68]	; (4da8 <configure_can+0xa4>)
    4d64:	9306      	str	r3, [sp, #24]
	config->rx_fifo_0_overwrite = true;
    4d66:	7715      	strb	r5, [r2, #28]
	config->rx_fifo_0_watermark = 0;
    4d68:	7754      	strb	r4, [r2, #29]
	config->rx_fifo_1_overwrite = true;
    4d6a:	7795      	strb	r5, [r2, #30]
	config->rx_fifo_1_watermark = 0;
    4d6c:	77d4      	strb	r4, [r2, #31]
	config->tx_queue_mode = false;
    4d6e:	2320      	movs	r3, #32
    4d70:	54d4      	strb	r4, [r2, r3]
	config->tx_event_fifo_watermark = 0;
    4d72:	3301      	adds	r3, #1
    4d74:	54d4      	strb	r4, [r2, r3]

	/* Initialize the module. */
	struct can_config config_can;
	can_get_config_defaults(&config_can);
	can_init(&can_instance, CAN_MODULE, &config_can);
    4d76:	4c0d      	ldr	r4, [pc, #52]	; (4dac <configure_can+0xa8>)
    4d78:	490d      	ldr	r1, [pc, #52]	; (4db0 <configure_can+0xac>)
    4d7a:	0020      	movs	r0, r4
    4d7c:	4b0d      	ldr	r3, [pc, #52]	; (4db4 <configure_can+0xb0>)
    4d7e:	4798      	blx	r3

	can_start(&can_instance);
    4d80:	0020      	movs	r0, r4
    4d82:	4b0d      	ldr	r3, [pc, #52]	; (4db8 <configure_can+0xb4>)
    4d84:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    4d86:	2280      	movs	r2, #128	; 0x80
    4d88:	0212      	lsls	r2, r2, #8
    4d8a:	4b0c      	ldr	r3, [pc, #48]	; (4dbc <configure_can+0xb8>)
    4d8c:	601a      	str	r2, [r3, #0]
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4d8e:	6822      	ldr	r2, [r4, #0]
    4d90:	6d53      	ldr	r3, [r2, #84]	; 0x54
    4d92:	21c0      	movs	r1, #192	; 0xc0
    4d94:	0549      	lsls	r1, r1, #21
    4d96:	430b      	orrs	r3, r1
    4d98:	6553      	str	r3, [r2, #84]	; 0x54

	/* Enable interrupts for this CAN module */
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_CAN0);
	can_enable_interrupt(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
	| CAN_PROTOCOL_ERROR_DATA);
}
    4d9a:	b00a      	add	sp, #40	; 0x28
    4d9c:	bc04      	pop	{r2}
    4d9e:	4690      	mov	r8, r2
    4da0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4da2:	46c0      	nop			; (mov r8, r8)
    4da4:	00009d2d 	.word	0x00009d2d
    4da8:	1fffffff 	.word	0x1fffffff
    4dac:	20000110 	.word	0x20000110
    4db0:	42001c00 	.word	0x42001c00
    4db4:	000083e5 	.word	0x000083e5
    4db8:	000086e5 	.word	0x000086e5
    4dbc:	e000e100 	.word	0xe000e100

00004dc0 <can_set_standard_filter_1>:

void can_set_standard_filter_1(void)
{
    4dc0:	b510      	push	{r4, lr}
    4dc2:	b082      	sub	sp, #8
 * \param[out] sd_filter  Pointer to standard filter element struct to initialize to default values
 */
static inline void can_get_standard_message_filter_element_default(
		struct can_standard_message_filter_element *sd_filter)
{
	sd_filter->S0.reg = CAN_STANDARD_MESSAGE_FILTER_ELEMENT_S0_SFID2_Msk |
    4dc4:	4b0a      	ldr	r3, [pc, #40]	; (4df0 <can_set_standard_filter_1+0x30>)
    4dc6:	9301      	str	r3, [sp, #4]
	struct can_standard_message_filter_element sd_filter;

	can_get_standard_message_filter_element_default(&sd_filter);
	sd_filter.S0.bit.SFID1 = CAN_RX_STANDARD_FILTER_ID_1;
    4dc8:	9a01      	ldr	r2, [sp, #4]
    4dca:	4b0a      	ldr	r3, [pc, #40]	; (4df4 <can_set_standard_filter_1+0x34>)
    4dcc:	4013      	ands	r3, r2
    4dce:	2280      	movs	r2, #128	; 0x80
    4dd0:	0252      	lsls	r2, r2, #9
    4dd2:	4313      	orrs	r3, r2
    4dd4:	9301      	str	r3, [sp, #4]

	can_set_rx_standard_filter(&can_instance, &sd_filter,
    4dd6:	4c08      	ldr	r4, [pc, #32]	; (4df8 <can_set_standard_filter_1+0x38>)
    4dd8:	2201      	movs	r2, #1
    4dda:	a901      	add	r1, sp, #4
    4ddc:	0020      	movs	r0, r4
    4dde:	4b07      	ldr	r3, [pc, #28]	; (4dfc <can_set_standard_filter_1+0x3c>)
    4de0:	4798      	blx	r3
 * \param[in] source  Interrupt source type
 */
static inline void can_enable_interrupt(struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IE.reg |= source;
    4de2:	6822      	ldr	r2, [r4, #0]
    4de4:	6d51      	ldr	r1, [r2, #84]	; 0x54
    4de6:	2301      	movs	r3, #1
    4de8:	430b      	orrs	r3, r1
    4dea:	6553      	str	r3, [r2, #84]	; 0x54
	CAN_RX_STANDARD_FILTER_INDEX_1);
	can_enable_interrupt(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
}
    4dec:	b002      	add	sp, #8
    4dee:	bd10      	pop	{r4, pc}
    4df0:	880007ff 	.word	0x880007ff
    4df4:	f800ffff 	.word	0xf800ffff
    4df8:	20000110 	.word	0x20000110
    4dfc:	000086fd 	.word	0x000086fd

00004e00 <can_send_standard_message>:

void can_send_standard_message(uint32_t id_value, uint8_t *data,uint32_t data_length)
{
    4e00:	b510      	push	{r4, lr}
    4e02:	b084      	sub	sp, #16
 * \param[out] tx_element  Pointer to transfer element struct to initialize to default values
 */
static inline void can_get_tx_buffer_element_defaults(
		struct can_tx_element *tx_element)
{
	tx_element->T0.reg = 0;
    4e04:	2300      	movs	r3, #0
    4e06:	9300      	str	r3, [sp, #0]
	tx_element->T1.reg = CAN_TX_ELEMENT_T1_EFC |
    4e08:	2388      	movs	r3, #136	; 0x88
    4e0a:	041b      	lsls	r3, r3, #16
    4e0c:	9301      	str	r3, [sp, #4]
	uint32_t i;
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
    4e0e:	9b00      	ldr	r3, [sp, #0]
    4e10:	0480      	lsls	r0, r0, #18
    4e12:	4c12      	ldr	r4, [pc, #72]	; (4e5c <can_send_standard_message+0x5c>)
    4e14:	4020      	ands	r0, r4
    4e16:	4318      	orrs	r0, r3
    4e18:	9000      	str	r0, [sp, #0]
	tx_element.T1.bit.DLC = data_length;
    4e1a:	9c01      	ldr	r4, [sp, #4]
    4e1c:	200f      	movs	r0, #15
    4e1e:	4010      	ands	r0, r2
    4e20:	0400      	lsls	r0, r0, #16
    4e22:	4b0f      	ldr	r3, [pc, #60]	; (4e60 <can_send_standard_message+0x60>)
    4e24:	4023      	ands	r3, r4
    4e26:	4303      	orrs	r3, r0
    4e28:	9301      	str	r3, [sp, #4]
	for (i = 0; i < data_length; i++) {
    4e2a:	2a00      	cmp	r2, #0
    4e2c:	d007      	beq.n	4e3e <can_send_standard_message+0x3e>
    4e2e:	ab02      	add	r3, sp, #8
    4e30:	188a      	adds	r2, r1, r2
		tx_element.data[i] = *data;
    4e32:	7808      	ldrb	r0, [r1, #0]
    4e34:	7018      	strb	r0, [r3, #0]
		data++;
    4e36:	3101      	adds	r1, #1
    4e38:	3301      	adds	r3, #1
	struct can_tx_element tx_element;

	can_get_tx_buffer_element_defaults(&tx_element);
	tx_element.T0.reg |= CAN_TX_ELEMENT_T0_STANDARD_ID(id_value);
	tx_element.T1.bit.DLC = data_length;
	for (i = 0; i < data_length; i++) {
    4e3a:	4291      	cmp	r1, r2
    4e3c:	d1f9      	bne.n	4e32 <can_send_standard_message+0x32>
		tx_element.data[i] = *data;
		data++;
	}

	can_set_tx_buffer_element(&can_instance, &tx_element,
    4e3e:	4c09      	ldr	r4, [pc, #36]	; (4e64 <can_send_standard_message+0x64>)
    4e40:	2200      	movs	r2, #0
    4e42:	4669      	mov	r1, sp
    4e44:	0020      	movs	r0, r4
    4e46:	4b08      	ldr	r3, [pc, #32]	; (4e68 <can_send_standard_message+0x68>)
    4e48:	4798      	blx	r3
 *  \retval STATUS_BUSY The module is in configuration.
 */
static inline enum status_code can_tx_transfer_request(
		struct can_module *const module_inst, uint32_t trig_mask)
{
	if (module_inst->hw->CCCR.reg & CAN_CCCR_CCE) {
    4e4a:	6823      	ldr	r3, [r4, #0]
    4e4c:	699a      	ldr	r2, [r3, #24]
    4e4e:	0792      	lsls	r2, r2, #30
    4e50:	d402      	bmi.n	4e58 <can_send_standard_message+0x58>
		return STATUS_BUSY;
	}
	module_inst->hw->TXBAR.reg = trig_mask;
    4e52:	2101      	movs	r1, #1
    4e54:	22d0      	movs	r2, #208	; 0xd0
    4e56:	5099      	str	r1, [r3, r2]
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}
    4e58:	b004      	add	sp, #16
    4e5a:	bd10      	pop	{r4, pc}
    4e5c:	1ffc0000 	.word	0x1ffc0000
    4e60:	fff0ffff 	.word	0xfff0ffff
    4e64:	20000110 	.word	0x20000110
    4e68:	00008785 	.word	0x00008785

00004e6c <buff_init>:
	}
}

void buff_init(void)
{
	readOffset = 0;
    4e6c:	2300      	movs	r3, #0
    4e6e:	4a02      	ldr	r2, [pc, #8]	; (4e78 <buff_init+0xc>)
    4e70:	6013      	str	r3, [r2, #0]
	writeOffset = 0;
    4e72:	4a02      	ldr	r2, [pc, #8]	; (4e7c <buff_init+0x10>)
    4e74:	6013      	str	r3, [r2, #0]
}
    4e76:	4770      	bx	lr
    4e78:	2000004c 	.word	0x2000004c
    4e7c:	20000114 	.word	0x20000114

00004e80 <write_byte>:

void write_byte(uint8_t byte)
{
	callback_buffer[writeOffset++] = byte;
    4e80:	4b05      	ldr	r3, [pc, #20]	; (4e98 <write_byte+0x18>)
    4e82:	681a      	ldr	r2, [r3, #0]
    4e84:	1c51      	adds	r1, r2, #1
    4e86:	6019      	str	r1, [r3, #0]
    4e88:	4904      	ldr	r1, [pc, #16]	; (4e9c <write_byte+0x1c>)
    4e8a:	5488      	strb	r0, [r1, r2]
	writeOffset &= XMODEM_BUFLEN - 1;
    4e8c:	681a      	ldr	r2, [r3, #0]
    4e8e:	21ff      	movs	r1, #255	; 0xff
    4e90:	400a      	ands	r2, r1
    4e92:	601a      	str	r2, [r3, #0]
}
    4e94:	4770      	bx	lr
    4e96:	46c0      	nop			; (mov r8, r8)
    4e98:	20000114 	.word	0x20000114
    4e9c:	20000118 	.word	0x20000118

00004ea0 <CAN0_Handler>:
	CAN_TX_BUFFER_INDEX);
	can_tx_transfer_request(&can_instance, 1 << CAN_TX_BUFFER_INDEX);
}

void CAN0_Handler(void)
{
    4ea0:	b530      	push	{r4, r5, lr}
    4ea2:	b083      	sub	sp, #12
 * \param[in] module_inst  Pointer to the CAN software instance struct
 */
static inline uint32_t can_read_interrupt_status(
		struct can_module *const module_inst)
{
	return module_inst->hw->IR.reg;
    4ea4:	4b24      	ldr	r3, [pc, #144]	; (4f38 <CAN0_Handler+0x98>)
    4ea6:	681b      	ldr	r3, [r3, #0]
    4ea8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
	volatile uint32_t status, i;
	status = can_read_interrupt_status(&can_instance);
    4eaa:	9201      	str	r2, [sp, #4]
	//printf("\r\n\r\n");
	//}
	//}
	//}

	if (status & CAN_RX_FIFO_0_NEW_MESSAGE) {
    4eac:	9a01      	ldr	r2, [sp, #4]
    4eae:	07d2      	lsls	r2, r2, #31
    4eb0:	d52f      	bpl.n	4f12 <CAN0_Handler+0x72>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4eb2:	2201      	movs	r2, #1
    4eb4:	651a      	str	r2, [r3, #80]	; 0x50
		can_clear_interrupt_status(&can_instance, CAN_RX_FIFO_0_NEW_MESSAGE);
		can_get_rx_fifo_0_element(&can_instance, &rx_element_fifo_0,
    4eb6:	4c21      	ldr	r4, [pc, #132]	; (4f3c <CAN0_Handler+0x9c>)
    4eb8:	6822      	ldr	r2, [r4, #0]
    4eba:	4d1f      	ldr	r5, [pc, #124]	; (4f38 <CAN0_Handler+0x98>)
    4ebc:	4920      	ldr	r1, [pc, #128]	; (4f40 <CAN0_Handler+0xa0>)
    4ebe:	0028      	movs	r0, r5
    4ec0:	4b20      	ldr	r3, [pc, #128]	; (4f44 <CAN0_Handler+0xa4>)
    4ec2:	4798      	blx	r3
		standard_receive_index);
		can_rx_fifo_acknowledge(&can_instance, 0,
    4ec4:	6823      	ldr	r3, [r4, #0]
 */
static inline void can_rx_fifo_acknowledge(
		struct can_module *const module_inst, bool fifo_number, uint32_t index)
{
	if (!fifo_number) {
		module_inst->hw->RXF0A.reg = CAN_RXF0A_F0AI(index);
    4ec6:	6829      	ldr	r1, [r5, #0]
    4ec8:	223f      	movs	r2, #63	; 0x3f
    4eca:	4013      	ands	r3, r2
    4ecc:	3269      	adds	r2, #105	; 0x69
    4ece:	508b      	str	r3, [r1, r2]
		standard_receive_index);
		standard_receive_index++;
    4ed0:	6823      	ldr	r3, [r4, #0]
    4ed2:	3301      	adds	r3, #1
    4ed4:	6023      	str	r3, [r4, #0]
		if (standard_receive_index == CONF_CAN0_RX_FIFO_0_NUM) {
    4ed6:	6823      	ldr	r3, [r4, #0]
    4ed8:	2b20      	cmp	r3, #32
    4eda:	d102      	bne.n	4ee2 <CAN0_Handler+0x42>
			standard_receive_index = 0;
    4edc:	2200      	movs	r2, #0
    4ede:	4b17      	ldr	r3, [pc, #92]	; (4f3c <CAN0_Handler+0x9c>)
    4ee0:	601a      	str	r2, [r3, #0]
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4ee2:	2300      	movs	r3, #0
    4ee4:	9300      	str	r3, [sp, #0]
    4ee6:	4b16      	ldr	r3, [pc, #88]	; (4f40 <CAN0_Handler+0xa0>)
    4ee8:	685b      	ldr	r3, [r3, #4]
    4eea:	031b      	lsls	r3, r3, #12
    4eec:	0f1b      	lsrs	r3, r3, #28
    4eee:	9a00      	ldr	r2, [sp, #0]
    4ef0:	4293      	cmp	r3, r2
    4ef2:	d90e      	bls.n	4f12 <CAN0_Handler+0x72>
			write_byte(rx_element_fifo_0.data[i]);
    4ef4:	4c12      	ldr	r4, [pc, #72]	; (4f40 <CAN0_Handler+0xa0>)
    4ef6:	4d14      	ldr	r5, [pc, #80]	; (4f48 <CAN0_Handler+0xa8>)
    4ef8:	9b00      	ldr	r3, [sp, #0]
    4efa:	18e3      	adds	r3, r4, r3
    4efc:	7a18      	ldrb	r0, [r3, #8]
    4efe:	47a8      	blx	r5
		//write_buffer[2] = rx_element_fifo_0.data[2];
		//write_buffer[3] = rx_element_fifo_0.data[3];
		
		
		//printf("\n\r Standard message received in FIFO 0. The received data is: \r\n");
		for (i = 0; i < rx_element_fifo_0.R1.bit.DLC; i++) {
    4f00:	9b00      	ldr	r3, [sp, #0]
    4f02:	3301      	adds	r3, #1
    4f04:	9300      	str	r3, [sp, #0]
    4f06:	6863      	ldr	r3, [r4, #4]
    4f08:	031b      	lsls	r3, r3, #12
    4f0a:	0f1b      	lsrs	r3, r3, #28
    4f0c:	9a00      	ldr	r2, [sp, #0]
    4f0e:	4293      	cmp	r3, r2
    4f10:	d8f2      	bhi.n	4ef8 <CAN0_Handler+0x58>
	////printf("  %d",rx_element_fifo_1.data[i]);
	////}
	////printf("\r\n\r\n");
	//}

	if ((status & CAN_PROTOCOL_ERROR_ARBITRATION)
    4f12:	9b01      	ldr	r3, [sp, #4]
    4f14:	011b      	lsls	r3, r3, #4
    4f16:	d402      	bmi.n	4f1e <CAN0_Handler+0x7e>
	|| (status & CAN_PROTOCOL_ERROR_DATA)) {
    4f18:	9b01      	ldr	r3, [sp, #4]
    4f1a:	00db      	lsls	r3, r3, #3
    4f1c:	d509      	bpl.n	4f32 <CAN0_Handler+0x92>
 */
static inline void can_clear_interrupt_status(
		struct can_module *const module_inst,
		const enum can_interrupt_source source)
{
	module_inst->hw->IR.reg = source;
    4f1e:	4b06      	ldr	r3, [pc, #24]	; (4f38 <CAN0_Handler+0x98>)
    4f20:	681b      	ldr	r3, [r3, #0]
    4f22:	22c0      	movs	r2, #192	; 0xc0
    4f24:	0552      	lsls	r2, r2, #21
    4f26:	651a      	str	r2, [r3, #80]	; 0x50
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    4f28:	2280      	movs	r2, #128	; 0x80
    4f2a:	0512      	lsls	r2, r2, #20
    4f2c:	2382      	movs	r3, #130	; 0x82
    4f2e:	05db      	lsls	r3, r3, #23
    4f30:	61da      	str	r2, [r3, #28]
		can_clear_interrupt_status(&can_instance, CAN_PROTOCOL_ERROR_ARBITRATION
		| CAN_PROTOCOL_ERROR_DATA);
		port_pin_toggle_output_level(PIN_PA27);
		//printf("Protocol error, please double check the clock in two boards. \r\n\r\n");
	}
}
    4f32:	b003      	add	sp, #12
    4f34:	bd30      	pop	{r4, r5, pc}
    4f36:	46c0      	nop			; (mov r8, r8)
    4f38:	20000110 	.word	0x20000110
    4f3c:	2000021c 	.word	0x2000021c
    4f40:	2000003c 	.word	0x2000003c
    4f44:	00008739 	.word	0x00008739
    4f48:	00004e81 	.word	0x00004e81

00004f4c <read_bytes>:
	callback_buffer[writeOffset++] = byte;
	writeOffset &= XMODEM_BUFLEN - 1;
}

void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
    4f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4f4e:	4657      	mov	r7, sl
    4f50:	4646      	mov	r6, r8
    4f52:	b4c0      	push	{r6, r7}
    4f54:	b083      	sub	sp, #12
    4f56:	9001      	str	r0, [sp, #4]
    4f58:	468a      	mov	sl, r1
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4f5a:	2300      	movs	r3, #0
    4f5c:	4698      	mov	r8, r3
		if (i > 1000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4f5e:	4f16      	ldr	r7, [pc, #88]	; (4fb8 <read_bytes+0x6c>)
    4f60:	4d16      	ldr	r5, [pc, #88]	; (4fbc <read_bytes+0x70>)
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4f62:	e013      	b.n	4f8c <read_bytes+0x40>
		if (i > 1000)
		{
			break;
		}
		
		if (readOffset != writeOffset)
    4f64:	683a      	ldr	r2, [r7, #0]
    4f66:	682b      	ldr	r3, [r5, #0]
    4f68:	429a      	cmp	r2, r3
    4f6a:	d012      	beq.n	4f92 <read_bytes+0x46>
		{
			i = 0;
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
    4f6c:	4b12      	ldr	r3, [pc, #72]	; (4fb8 <read_bytes+0x6c>)
    4f6e:	681a      	ldr	r2, [r3, #0]
    4f70:	1c51      	adds	r1, r2, #1
    4f72:	6019      	str	r1, [r3, #0]
    4f74:	4912      	ldr	r1, [pc, #72]	; (4fc0 <read_bytes+0x74>)
    4f76:	5c8a      	ldrb	r2, [r1, r2]
    4f78:	9901      	ldr	r1, [sp, #4]
    4f7a:	4640      	mov	r0, r8
    4f7c:	540a      	strb	r2, [r1, r0]
			readOffset &= XMODEM_BUFLEN - 1;
    4f7e:	681a      	ldr	r2, [r3, #0]
    4f80:	21ff      	movs	r1, #255	; 0xff
    4f82:	400a      	ands	r2, r1
    4f84:	601a      	str	r2, [r3, #0]
    4f86:	2301      	movs	r3, #1
    4f88:	469c      	mov	ip, r3
    4f8a:	44e0      	add	r8, ip
void read_bytes(uint8_t * buffer, uint32_t byteCount)
{
	uint32_t currentBytesRead = 0;
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
    4f8c:	45c2      	cmp	sl, r8
    4f8e:	d106      	bne.n	4f9e <read_bytes+0x52>
    4f90:	e00c      	b.n	4fac <read_bytes+0x60>
	{
		//wdt_reset_count();
		delay_us(1);
    4f92:	2001      	movs	r0, #1
    4f94:	47b0      	blx	r6
    4f96:	3c01      	subs	r4, #1
		i++;
		if (i > 1000)
    4f98:	2c00      	cmp	r4, #0
    4f9a:	d1e3      	bne.n	4f64 <read_bytes+0x18>
    4f9c:	e006      	b.n	4fac <read_bytes+0x60>
	uint32_t i = 0;

	while(currentBytesRead != byteCount)
	{
		//wdt_reset_count();
		delay_us(1);
    4f9e:	2001      	movs	r0, #1
    4fa0:	4b08      	ldr	r3, [pc, #32]	; (4fc4 <read_bytes+0x78>)
    4fa2:	4798      	blx	r3
    4fa4:	24fa      	movs	r4, #250	; 0xfa
    4fa6:	00a4      	lsls	r4, r4, #2
    4fa8:	4e06      	ldr	r6, [pc, #24]	; (4fc4 <read_bytes+0x78>)
    4faa:	e7db      	b.n	4f64 <read_bytes+0x18>
			i = 0;
			buffer[currentBytesRead++] = callback_buffer[readOffset++];
			readOffset &= XMODEM_BUFLEN - 1;
		}
	}
}
    4fac:	b003      	add	sp, #12
    4fae:	bc0c      	pop	{r2, r3}
    4fb0:	4690      	mov	r8, r2
    4fb2:	469a      	mov	sl, r3
    4fb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4fb6:	46c0      	nop			; (mov r8, r8)
    4fb8:	2000004c 	.word	0x2000004c
    4fbc:	20000114 	.word	0x20000114
    4fc0:	20000118 	.word	0x20000118
    4fc4:	00007e19 	.word	0x00007e19

00004fc8 <check_sum>:
		//}
	//}
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
    4fc8:	b510      	push	{r4, lr}
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4fca:	3901      	subs	r1, #1
    4fcc:	2900      	cmp	r1, #0
    4fce:	dd09      	ble.n	4fe4 <check_sum+0x1c>
    4fd0:	2200      	movs	r2, #0
    4fd2:	2300      	movs	r3, #0
	{
		checksum += buffer[i];
    4fd4:	5cc4      	ldrb	r4, [r0, r3]
    4fd6:	1912      	adds	r2, r2, r4
    4fd8:	b2d2      	uxtb	r2, r2

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
	for (i = 0; i < idx-1;i++)
    4fda:	3301      	adds	r3, #1
    4fdc:	b2db      	uxtb	r3, r3
    4fde:	428b      	cmp	r3, r1
    4fe0:	dbf8      	blt.n	4fd4 <check_sum+0xc>
    4fe2:	e000      	b.n	4fe6 <check_sum+0x1e>
//}

uint8_t check_sum(uint8_t *buffer, uint8_t idx)
{
	uint8_t i = 0;
	uint8_t checksum = 0;
    4fe4:	2200      	movs	r2, #0
	for (i = 0; i < idx-1;i++)
	{
		checksum += buffer[i];
	}
	return 0x100-checksum;
    4fe6:	4250      	negs	r0, r2
    4fe8:	b2c0      	uxtb	r0, r0
}
    4fea:	bd10      	pop	{r4, pc}

00004fec <send_message>:

void send_message(uint8_t * buffer, uint8_t idx)
{
    4fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fee:	4657      	mov	r7, sl
    4ff0:	464e      	mov	r6, r9
    4ff2:	4645      	mov	r5, r8
    4ff4:	b4e0      	push	{r5, r6, r7}
    4ff6:	0007      	movs	r7, r0
    4ff8:	000d      	movs	r5, r1
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    4ffa:	1e4e      	subs	r6, r1, #1
    4ffc:	10f6      	asrs	r6, r6, #3
    4ffe:	3601      	adds	r6, #1
    5000:	2e00      	cmp	r6, #0
    5002:	dd1d      	ble.n	5040 <send_message+0x54>
    5004:	2100      	movs	r1, #0
    5006:	2400      	movs	r4, #0
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
			length = length - 8;
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    5008:	4b10      	ldr	r3, [pc, #64]	; (504c <send_message+0x60>)
    500a:	469a      	mov	sl, r3
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    500c:	4699      	mov	r9, r3
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
    500e:	4b10      	ldr	r3, [pc, #64]	; (5050 <send_message+0x64>)
    5010:	4698      	mov	r8, r3
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
	{
		if (length > 8)
    5012:	2d08      	cmp	r5, #8
    5014:	d907      	bls.n	5026 <send_message+0x3a>
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),8);
    5016:	00c9      	lsls	r1, r1, #3
    5018:	1879      	adds	r1, r7, r1
    501a:	2208      	movs	r2, #8
    501c:	2001      	movs	r0, #1
    501e:	47c8      	blx	r9
			length = length - 8;
    5020:	3d08      	subs	r5, #8
    5022:	b2ed      	uxtb	r5, r5
    5024:	e004      	b.n	5030 <send_message+0x44>
		}
		else
		{
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
    5026:	00c9      	lsls	r1, r1, #3
    5028:	1879      	adds	r1, r7, r1
    502a:	002a      	movs	r2, r5
    502c:	2001      	movs	r0, #1
    502e:	47d0      	blx	sl
		}
		//delay_us(250);
		delay_us(500);
    5030:	20fa      	movs	r0, #250	; 0xfa
    5032:	0040      	lsls	r0, r0, #1
    5034:	47c0      	blx	r8

void send_message(uint8_t * buffer, uint8_t idx)
{
	uint8_t i;
	uint8_t length = idx;
	for (i=0;i<((idx-1)>>3)+1;i++)
    5036:	3401      	adds	r4, #1
    5038:	b2e4      	uxtb	r4, r4
    503a:	1e21      	subs	r1, r4, #0
    503c:	42b1      	cmp	r1, r6
    503e:	dbe8      	blt.n	5012 <send_message+0x26>
			can_send_standard_message(CAN_RX_STANDARD_FILTER_ID_1,buffer+(i<<3),length);
		}
		//delay_us(250);
		delay_us(500);
	}
}
    5040:	bc1c      	pop	{r2, r3, r4}
    5042:	4690      	mov	r8, r2
    5044:	4699      	mov	r9, r3
    5046:	46a2      	mov	sl, r4
    5048:	bdf0      	pop	{r4, r5, r6, r7, pc}
    504a:	46c0      	nop			; (mov r8, r8)
    504c:	00004e01 	.word	0x00004e01
    5050:	00007e19 	.word	0x00007e19

00005054 <address_answer>:
		}
	}
}

void address_answer(void)
{
    5054:	b510      	push	{r4, lr}
    5056:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    5058:	ac01      	add	r4, sp, #4
    505a:	2355      	movs	r3, #85	; 0x55
    505c:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    505e:	4b0b      	ldr	r3, [pc, #44]	; (508c <address_answer+0x38>)
    5060:	781b      	ldrb	r3, [r3, #0]
    5062:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    5064:	4a0a      	ldr	r2, [pc, #40]	; (5090 <address_answer+0x3c>)
    5066:	7812      	ldrb	r2, [r2, #0]
    5068:	70a2      	strb	r2, [r4, #2]
	Send_buffer[3] = 0x01;
    506a:	2201      	movs	r2, #1
    506c:	70e2      	strb	r2, [r4, #3]
	Send_buffer[4] = 0x58;
    506e:	3257      	adds	r2, #87	; 0x57
    5070:	7122      	strb	r2, [r4, #4]
	Send_buffer[5] = ID_address;    // 数据开始
    5072:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    5074:	2104      	movs	r1, #4
    5076:	466b      	mov	r3, sp
    5078:	1dd8      	adds	r0, r3, #7
    507a:	4b06      	ldr	r3, [pc, #24]	; (5094 <address_answer+0x40>)
    507c:	4798      	blx	r3
    507e:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    5080:	2107      	movs	r1, #7
    5082:	0020      	movs	r0, r4
    5084:	4b04      	ldr	r3, [pc, #16]	; (5098 <address_answer+0x44>)
    5086:	4798      	blx	r3
}
    5088:	b004      	add	sp, #16
    508a:	bd10      	pop	{r4, pc}
    508c:	20000f3d 	.word	0x20000f3d
    5090:	20000fa0 	.word	0x20000fa0
    5094:	00004fc9 	.word	0x00004fc9
    5098:	00004fed 	.word	0x00004fed

0000509c <profile_answer>:

void profile_answer(void)
{
    509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    509e:	465f      	mov	r7, fp
    50a0:	4656      	mov	r6, sl
    50a2:	464d      	mov	r5, r9
    50a4:	4644      	mov	r4, r8
    50a6:	b4f0      	push	{r4, r5, r6, r7}
	profile_data[0] = 0x55;
    50a8:	4c74      	ldr	r4, [pc, #464]	; (527c <profile_answer+0x1e0>)
    50aa:	2355      	movs	r3, #85	; 0x55
    50ac:	469b      	mov	fp, r3
    50ae:	7023      	strb	r3, [r4, #0]
	profile_data[1] = ID_address;
    50b0:	4b73      	ldr	r3, [pc, #460]	; (5280 <profile_answer+0x1e4>)
    50b2:	781b      	ldrb	r3, [r3, #0]
    50b4:	7063      	strb	r3, [r4, #1]
	profile_data[2] = Sequence_ID;
    50b6:	4b73      	ldr	r3, [pc, #460]	; (5284 <profile_answer+0x1e8>)
    50b8:	781b      	ldrb	r3, [r3, #0]
    50ba:	70a3      	strb	r3, [r4, #2]
	profile_data[3] = 90;
    50bc:	235a      	movs	r3, #90	; 0x5a
    50be:	70e3      	strb	r3, [r4, #3]
	profile_data[4] = 0xd6;
    50c0:	23d6      	movs	r3, #214	; 0xd6
    50c2:	7123      	strb	r3, [r4, #4]
	profile_data[5] = 13;    //数据开始
    50c4:	3bc9      	subs	r3, #201	; 0xc9
    50c6:	7163      	strb	r3, [r4, #5]
	profile_data[6] = 1;
    50c8:	3b0c      	subs	r3, #12
    50ca:	71a3      	strb	r3, [r4, #6]
	profile_data[7] = 6300&0Xff;    //额定容量
    50cc:	229c      	movs	r2, #156	; 0x9c
    50ce:	71e2      	strb	r2, [r4, #7]
	profile_data[8] = 6300>>8;
    50d0:	2118      	movs	r1, #24
    50d2:	7221      	strb	r1, [r4, #8]
	profile_data[9] = 4810&0xff;    // 公称电压
    50d4:	31b2      	adds	r1, #178	; 0xb2
    50d6:	7261      	strb	r1, [r4, #9]
	profile_data[10] = 4810>>8;
    50d8:	39b8      	subs	r1, #184	; 0xb8
    50da:	72a1      	strb	r1, [r4, #10]
	profile_data[11] = 45;    //充电最高温度
    50dc:	311b      	adds	r1, #27
    50de:	4689      	mov	r9, r1
    50e0:	72e1      	strb	r1, [r4, #11]
	profile_data[12] = -10;    //充电最低温度
    50e2:	21f6      	movs	r1, #246	; 0xf6
    50e4:	7321      	strb	r1, [r4, #12]
	
	profile_data[13] = 'S';    //制造公司名
    50e6:	39a3      	subs	r1, #163	; 0xa3
    50e8:	7361      	strb	r1, [r4, #13]
	profile_data[14] = 'C';
    50ea:	2143      	movs	r1, #67	; 0x43
    50ec:	73a1      	strb	r1, [r4, #14]
	profile_data[15] = 'U';
    50ee:	4659      	mov	r1, fp
    50f0:	73e1      	strb	r1, [r4, #15]
	profile_data[16] = 'D';
    50f2:	2544      	movs	r5, #68	; 0x44
    50f4:	7425      	strb	r5, [r4, #16]
	profile_data[17] = 'D';
    50f6:	7465      	strb	r5, [r4, #17]
	profile_data[18] = 'L';
    50f8:	214c      	movs	r1, #76	; 0x4c
    50fa:	74a1      	strb	r1, [r4, #18]
	profile_data[19] = 'K';
    50fc:	214b      	movs	r1, #75	; 0x4b
    50fe:	74e1      	strb	r1, [r4, #19]
	profile_data[20] = 'J';
    5100:	214a      	movs	r1, #74	; 0x4a
    5102:	7521      	strb	r1, [r4, #20]
	
	profile_data[21] = 'E';    //模组名
    5104:	2145      	movs	r1, #69	; 0x45
    5106:	7561      	strb	r1, [r4, #21]
	profile_data[22] = 'S';
    5108:	2153      	movs	r1, #83	; 0x53
    510a:	75a1      	strb	r1, [r4, #22]
	profile_data[23] = '4';
    510c:	2134      	movs	r1, #52	; 0x34
    510e:	468c      	mov	ip, r1
    5110:	75e1      	strb	r1, [r4, #23]
	profile_data[24] = '8';
    5112:	2638      	movs	r6, #56	; 0x38
    5114:	7626      	strb	r6, [r4, #24]
	profile_data[25] = '6';
    5116:	2136      	movs	r1, #54	; 0x36
    5118:	7661      	strb	r1, [r4, #25]
	profile_data[26] = '3';
    511a:	2133      	movs	r1, #51	; 0x33
    511c:	4688      	mov	r8, r1
    511e:	76a1      	strb	r1, [r4, #26]
	profile_data[27] = ' ';
    5120:	2020      	movs	r0, #32
    5122:	76e0      	strb	r0, [r4, #27]
	profile_data[28] = ' ';	
    5124:	7720      	strb	r0, [r4, #28]
	
	profile_data[29] = 8807&0xff;    //制造日 2017.3.7
    5126:	2167      	movs	r1, #103	; 0x67
    5128:	7761      	strb	r1, [r4, #29]
	profile_data[30] = 8807>>8;
    512a:	3945      	subs	r1, #69	; 0x45
    512c:	77a1      	strb	r1, [r4, #30]
	
	profile_data[31] = 0x63;    //制造S/N
    512e:	2763      	movs	r7, #99	; 0x63
    5130:	77e7      	strb	r7, [r4, #31]
	profile_data[32] = 0x48;
    5132:	2748      	movs	r7, #72	; 0x48
    5134:	5427      	strb	r7, [r4, r0]
	
	profile_data[33] = 1;    //通信协议
    5136:	2721      	movs	r7, #33	; 0x21
    5138:	55e3      	strb	r3, [r4, r7]
	profile_data[34] = 1;    //F/W version
    513a:	5463      	strb	r3, [r4, r1]
	profile_data[35] = 1;    //数据 version
    513c:	3101      	adds	r1, #1
    513e:	5463      	strb	r3, [r4, r1]
	profile_data[36] = 1;    //保护板version
    5140:	3101      	adds	r1, #1
    5142:	5463      	strb	r3, [r4, r1]
	
	profile_data[37] = CHG_Release_Soc&0xff;    //满充电解除SOC
    5144:	391f      	subs	r1, #31
    5146:	468a      	mov	sl, r1
    5148:	3120      	adds	r1, #32
    514a:	4657      	mov	r7, sl
    514c:	5467      	strb	r7, [r4, r1]
	profile_data[38] = CHG_Release_Soc>>8;	
    514e:	3101      	adds	r1, #1
    5150:	2700      	movs	r7, #0
    5152:	5467      	strb	r7, [r4, r1]
	
	profile_data[39] = 5;    //充电完成解除SOC
    5154:	3101      	adds	r1, #1
    5156:	4657      	mov	r7, sl
    5158:	5467      	strb	r7, [r4, r1]
	profile_data[40] = 0;
    515a:	3101      	adds	r1, #1
    515c:	2700      	movs	r7, #0
    515e:	5467      	strb	r7, [r4, r1]
		
	profile_data[41] = 412&0xff;    //CV控制开始电芯电压1
    5160:	3101      	adds	r1, #1
    5162:	5462      	strb	r2, [r4, r1]
	profile_data[42] = 412>>8;
    5164:	3101      	adds	r1, #1
    5166:	5463      	strb	r3, [r4, r1]
		
	profile_data[43] = 412&0xff;    //CV控制开始电芯电压2
    5168:	3101      	adds	r1, #1
    516a:	5462      	strb	r2, [r4, r1]
	profile_data[44] = 412>>8;		
    516c:	3101      	adds	r1, #1
    516e:	5463      	strb	r3, [r4, r1]

	profile_data[45] = 412&0xff;    //CV控制开始电芯电压3
    5170:	464f      	mov	r7, r9
    5172:	55e2      	strb	r2, [r4, r7]
	profile_data[46] = 412>>8;
    5174:	3701      	adds	r7, #1
    5176:	55e3      	strb	r3, [r4, r7]

	profile_data[47] = 412&0xff;    //CV控制开始电芯电压4
    5178:	3701      	adds	r7, #1
    517a:	55e2      	strb	r2, [r4, r7]
	profile_data[48] = 412>>8;
    517c:	3a6c      	subs	r2, #108	; 0x6c
    517e:	54a3      	strb	r3, [r4, r2]

	profile_data[49] = 300&0xff;    //放电中止电压
    5180:	3201      	adds	r2, #1
    5182:	54a1      	strb	r1, [r4, r2]
	profile_data[50] = 300>>8;
    5184:	3201      	adds	r2, #1
    5186:	4691      	mov	r9, r2
    5188:	54a3      	strb	r3, [r4, r2]
	
	profile_data[51] = 5408&0xff;    //过充电保护电压1
    518a:	4642      	mov	r2, r8
    518c:	54a0      	strb	r0, [r4, r2]
	profile_data[52] = 5408>>8;
    518e:	3a1e      	subs	r2, #30
    5190:	4690      	mov	r8, r2
    5192:	4662      	mov	r2, ip
    5194:	4640      	mov	r0, r8
    5196:	54a0      	strb	r0, [r4, r2]
	
	profile_data[53] = 3900&0xff;    //过放电保护电压1
    5198:	3208      	adds	r2, #8
    519a:	4694      	mov	ip, r2
    519c:	3a07      	subs	r2, #7
    519e:	4660      	mov	r0, ip
    51a0:	54a0      	strb	r0, [r4, r2]
	profile_data[54] = 3900>>8;
    51a2:	200f      	movs	r0, #15
    51a4:	3201      	adds	r2, #1
    51a6:	54a0      	strb	r0, [r4, r2]

	profile_data[55] = 5460&0xff;    //过充电保护电压2
    51a8:	321e      	adds	r2, #30
    51aa:	3708      	adds	r7, #8
    51ac:	55e2      	strb	r2, [r4, r7]
	profile_data[56] = 5460>>8;
    51ae:	4647      	mov	r7, r8
    51b0:	55a7      	strb	r7, [r4, r6]
	
	profile_data[57] = 3640&0xff;    //过放电保护电压2
    51b2:	2739      	movs	r7, #57	; 0x39
    51b4:	55e6      	strb	r6, [r4, r7]
	profile_data[58] = 3640>>8;	
    51b6:	3f2b      	subs	r7, #43	; 0x2b
    51b8:	3602      	adds	r6, #2
    51ba:	55a7      	strb	r7, [r4, r6]
	
	profile_data[59] = 300&0xff;    //最大充电电流限制值
    51bc:	3601      	adds	r6, #1
    51be:	55a1      	strb	r1, [r4, r6]
	profile_data[60] = 300>>8;	
    51c0:	4666      	mov	r6, ip
    51c2:	55a3      	strb	r3, [r4, r6]
	
	profile_data[61] = 300&0xff;    //最大放电电流限制值
    51c4:	3601      	adds	r6, #1
    51c6:	55a1      	strb	r1, [r4, r6]
	profile_data[62] = 300>>8;	
    51c8:	3601      	adds	r6, #1
    51ca:	55a3      	strb	r3, [r4, r6]
	
	profile_data[63] = 450&0xff;    //充电过电流
    51cc:	3684      	adds	r6, #132	; 0x84
    51ce:	3731      	adds	r7, #49	; 0x31
    51d0:	55e6      	strb	r6, [r4, r7]
	profile_data[64] = 450>>8;
    51d2:	3701      	adds	r7, #1
    51d4:	55e3      	strb	r3, [r4, r7]
	
	profile_data[65] = 450&0xff;    //充电放电流
    51d6:	3701      	adds	r7, #1
    51d8:	55e6      	strb	r6, [r4, r7]
	profile_data[66] = 450>>8;
    51da:	3e80      	subs	r6, #128	; 0x80
    51dc:	55a3      	strb	r3, [r4, r6]
	
	profile_data[67] = 50;    //过温升保护温度
    51de:	3601      	adds	r6, #1
    51e0:	464f      	mov	r7, r9
    51e2:	55a7      	strb	r7, [r4, r6]
	profile_data[68] = 35;	 //均衡控制开始电压差
    51e4:	3e20      	subs	r6, #32
    51e6:	5566      	strb	r6, [r4, r5]
	profile_data[69] = 15;    //均衡控制开始电压差
    51e8:	3501      	adds	r5, #1
    51ea:	5560      	strb	r0, [r4, r5]
	profile_data[70] = 8;    //满充电容量测定终止SOC
    51ec:	3d3d      	subs	r5, #61	; 0x3d
    51ee:	3037      	adds	r0, #55	; 0x37
    51f0:	5425      	strb	r5, [r4, r0]
	
	profile_data[71] = 630&0xff;    //1C 充放电电流
    51f2:	356e      	adds	r5, #110	; 0x6e
    51f4:	3001      	adds	r0, #1
    51f6:	5425      	strb	r5, [r4, r0]
	profile_data[72] = 630>>8;
    51f8:	3845      	subs	r0, #69	; 0x45
    51fa:	3d2e      	subs	r5, #46	; 0x2e
    51fc:	5560      	strb	r0, [r4, r5]
	
	profile_data[73] = 300&0xff;    //最大充电倍率设定1
    51fe:	3047      	adds	r0, #71	; 0x47
    5200:	5421      	strb	r1, [r4, r0]
	profile_data[74] = 300>>8;
    5202:	3001      	adds	r0, #1
    5204:	5423      	strb	r3, [r4, r0]

	profile_data[75] = 300&0xff;    //最大充电倍率设定2
    5206:	3001      	adds	r0, #1
    5208:	5421      	strb	r1, [r4, r0]
	profile_data[76] = 300>>8;
    520a:	3001      	adds	r0, #1
    520c:	5423      	strb	r3, [r4, r0]
	
	profile_data[77] = 300&0xff;    //最大充电倍率设定3
    520e:	3001      	adds	r0, #1
    5210:	5421      	strb	r1, [r4, r0]
	profile_data[78] = 300>>8;
    5212:	3001      	adds	r0, #1
    5214:	5423      	strb	r3, [r4, r0]
	
	profile_data[79] = 300&0xff;    //最大充电倍率设定4
    5216:	3001      	adds	r0, #1
    5218:	5421      	strb	r1, [r4, r0]
	profile_data[80] = 300>>8;
    521a:	3001      	adds	r0, #1
    521c:	5423      	strb	r3, [r4, r0]
	
	profile_data[81] = 300&0xff;    //最大放电倍率设定1
    521e:	3001      	adds	r0, #1
    5220:	5421      	strb	r1, [r4, r0]
	profile_data[82] = 300>>8;
    5222:	3001      	adds	r0, #1
    5224:	5423      	strb	r3, [r4, r0]

	profile_data[83] = 300&0xff;    //最大放电倍率设定2
    5226:	3001      	adds	r0, #1
    5228:	5421      	strb	r1, [r4, r0]
	profile_data[84] = 300>>8;
    522a:	54a3      	strb	r3, [r4, r2]
	
	profile_data[85] = 300&0xff;    //最大放电倍率设定3
    522c:	465a      	mov	r2, fp
    522e:	54a1      	strb	r1, [r4, r2]
	profile_data[86] = 300>>8;
    5230:	3201      	adds	r2, #1
    5232:	54a3      	strb	r3, [r4, r2]
	
	profile_data[87] = 300&0xff;    //最大放电倍率设定4
    5234:	3201      	adds	r2, #1
    5236:	54a1      	strb	r1, [r4, r2]
	profile_data[88] = 300>>8;
    5238:	3201      	adds	r2, #1
    523a:	54a3      	strb	r3, [r4, r2]
	
	profile_data[89] = 100;    //DOD设定1
    523c:	3363      	adds	r3, #99	; 0x63
    523e:	3201      	adds	r2, #1
    5240:	54a3      	strb	r3, [r4, r2]
	profile_data[90] = 100;    //DOD设定2
    5242:	3201      	adds	r2, #1
    5244:	54a3      	strb	r3, [r4, r2]
	profile_data[91] = 100;    //DOD设定3
    5246:	3201      	adds	r2, #1
    5248:	54a3      	strb	r3, [r4, r2]
	profile_data[92] = 100;    //DOD设定4
    524a:	3201      	adds	r2, #1
    524c:	54a3      	strb	r3, [r4, r2]
	
	profile_data[93] = 0;    //电芯的lot rank
    524e:	3b07      	subs	r3, #7
    5250:	2200      	movs	r2, #0
    5252:	54e2      	strb	r2, [r4, r3]
	profile_data[94] = 0;
    5254:	3301      	adds	r3, #1
    5256:	2200      	movs	r2, #0
    5258:	54e2      	strb	r2, [r4, r3]
	
	profile_data[95] = check_sum(profile_data+3,93);
    525a:	1ce0      	adds	r0, r4, #3
    525c:	3131      	adds	r1, #49	; 0x31
    525e:	4b0a      	ldr	r3, [pc, #40]	; (5288 <profile_answer+0x1ec>)
    5260:	4798      	blx	r3
    5262:	235f      	movs	r3, #95	; 0x5f
    5264:	54e0      	strb	r0, [r4, r3]
	
	send_message(profile_data,96);
    5266:	2160      	movs	r1, #96	; 0x60
    5268:	0020      	movs	r0, r4
    526a:	4b08      	ldr	r3, [pc, #32]	; (528c <profile_answer+0x1f0>)
    526c:	4798      	blx	r3
}
    526e:	bc3c      	pop	{r2, r3, r4, r5}
    5270:	4690      	mov	r8, r2
    5272:	4699      	mov	r9, r3
    5274:	46a2      	mov	sl, r4
    5276:	46ab      	mov	fp, r5
    5278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    527a:	46c0      	nop			; (mov r8, r8)
    527c:	20000050 	.word	0x20000050
    5280:	20000f3d 	.word	0x20000f3d
    5284:	20000fa0 	.word	0x20000fa0
    5288:	00004fc9 	.word	0x00004fc9
    528c:	00004fed 	.word	0x00004fed

00005290 <battery_answer>:

void battery_answer(void)
{
    5290:	b510      	push	{r4, lr}
	send_message(battery_data,55);
    5292:	2137      	movs	r1, #55	; 0x37
    5294:	4801      	ldr	r0, [pc, #4]	; (529c <battery_answer+0xc>)
    5296:	4b02      	ldr	r3, [pc, #8]	; (52a0 <battery_answer+0x10>)
    5298:	4798      	blx	r3
}
    529a:	bd10      	pop	{r4, pc}
    529c:	200000d0 	.word	0x200000d0
    52a0:	00004fed 	.word	0x00004fed

000052a4 <latch_answer>:

void latch_answer(void)
{
    52a4:	b510      	push	{r4, lr}
    52a6:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    52a8:	ac01      	add	r4, sp, #4
    52aa:	2355      	movs	r3, #85	; 0x55
    52ac:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    52ae:	4b0c      	ldr	r3, [pc, #48]	; (52e0 <latch_answer+0x3c>)
    52b0:	781b      	ldrb	r3, [r3, #0]
    52b2:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = Sequence_ID;
    52b4:	4b0b      	ldr	r3, [pc, #44]	; (52e4 <latch_answer+0x40>)
    52b6:	781b      	ldrb	r3, [r3, #0]
    52b8:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x01;
    52ba:	2301      	movs	r3, #1
    52bc:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0xfe;
    52be:	33fd      	adds	r3, #253	; 0xfd
    52c0:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = Latch_id;    // 数据开始
    52c2:	4b09      	ldr	r3, [pc, #36]	; (52e8 <latch_answer+0x44>)
    52c4:	781b      	ldrb	r3, [r3, #0]
    52c6:	7163      	strb	r3, [r4, #5]
	Send_buffer[6] = check_sum(Send_buffer+3,4);
    52c8:	2104      	movs	r1, #4
    52ca:	466b      	mov	r3, sp
    52cc:	1dd8      	adds	r0, r3, #7
    52ce:	4b07      	ldr	r3, [pc, #28]	; (52ec <latch_answer+0x48>)
    52d0:	4798      	blx	r3
    52d2:	71a0      	strb	r0, [r4, #6]
	send_message(Send_buffer,7);
    52d4:	2107      	movs	r1, #7
    52d6:	0020      	movs	r0, r4
    52d8:	4b05      	ldr	r3, [pc, #20]	; (52f0 <latch_answer+0x4c>)
    52da:	4798      	blx	r3
}
    52dc:	b004      	add	sp, #16
    52de:	bd10      	pop	{r4, pc}
    52e0:	20000f3d 	.word	0x20000f3d
    52e4:	20000fa0 	.word	0x20000fa0
    52e8:	20000f44 	.word	0x20000f44
    52ec:	00004fc9 	.word	0x00004fc9
    52f0:	00004fed 	.word	0x00004fed

000052f4 <battery_load>:
{
	
}

void battery_load(void)
{
    52f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    52f6:	4647      	mov	r7, r8
    52f8:	b480      	push	{r7}
	int16_t current_temp = 0;
	uint16_t V_temp = 0;
	uint32_t DCH_CHG_temp = 0;
	
	battery_data[0] = 0x55;
    52fa:	4c60      	ldr	r4, [pc, #384]	; (547c <battery_load+0x188>)
    52fc:	2355      	movs	r3, #85	; 0x55
    52fe:	7023      	strb	r3, [r4, #0]
	battery_data[1] = ID_address;
    5300:	4b5f      	ldr	r3, [pc, #380]	; (5480 <battery_load+0x18c>)
    5302:	781b      	ldrb	r3, [r3, #0]
    5304:	7063      	strb	r3, [r4, #1]
	//battery_data[2] = Sequence_ID;
	battery_data[3] = 49;
    5306:	2631      	movs	r6, #49	; 0x31
    5308:	70e6      	strb	r6, [r4, #3]
	battery_data[4] = 0xD5;
    530a:	23d5      	movs	r3, #213	; 0xd5
    530c:	7123      	strb	r3, [r4, #4]
	battery_data[5] = Latch_id; // 数据开始 latch id
    530e:	4b5d      	ldr	r3, [pc, #372]	; (5484 <battery_load+0x190>)
    5310:	781b      	ldrb	r3, [r3, #0]
    5312:	7163      	strb	r3, [r4, #5]
	battery_data[6] = g_sys_cap.val.full_cap;//满充电容量
    5314:	4b5c      	ldr	r3, [pc, #368]	; (5488 <battery_load+0x194>)
    5316:	881a      	ldrh	r2, [r3, #0]
    5318:	71a2      	strb	r2, [r4, #6]
	battery_data[7] = g_sys_cap.val.full_cap >> 8;	
    531a:	881a      	ldrh	r2, [r3, #0]
    531c:	0a12      	lsrs	r2, r2, #8
    531e:	71e2      	strb	r2, [r4, #7]
	battery_data[8] = g_sys_cap.val.cap_val;//剩余容量
    5320:	685a      	ldr	r2, [r3, #4]
    5322:	7222      	strb	r2, [r4, #8]
	battery_data[9] = g_sys_cap.val.cap_val>>8;
    5324:	685a      	ldr	r2, [r3, #4]
    5326:	1212      	asrs	r2, r2, #8
    5328:	7262      	strb	r2, [r4, #9]
	battery_data[10] = g_sys_cap.val.bat_cycle_cnt;//循环次数
    532a:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    532c:	72a2      	strb	r2, [r4, #10]
	battery_data[11] = g_sys_cap.val.bat_cycle_cnt>>8;
    532e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    5330:	0a1b      	lsrs	r3, r3, #8
    5332:	72e3      	strb	r3, [r4, #11]
	current_temp = nADC_CURRENT *1800/32768;//电流
    5334:	4b55      	ldr	r3, [pc, #340]	; (548c <battery_load+0x198>)
    5336:	2200      	movs	r2, #0
    5338:	5e9a      	ldrsh	r2, [r3, r2]
    533a:	23e1      	movs	r3, #225	; 0xe1
    533c:	00db      	lsls	r3, r3, #3
    533e:	435a      	muls	r2, r3
    5340:	17d3      	asrs	r3, r2, #31
    5342:	045b      	lsls	r3, r3, #17
    5344:	0c5b      	lsrs	r3, r3, #17
    5346:	189b      	adds	r3, r3, r2
    5348:	13db      	asrs	r3, r3, #15
	battery_data[12] =  current_temp;
    534a:	7323      	strb	r3, [r4, #12]
	battery_data[13] =  current_temp>>8;
    534c:	121b      	asrs	r3, r3, #8
    534e:	7363      	strb	r3, [r4, #13]
	battery_data[14] =  ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3;//平均电池温度
    5350:	4b4f      	ldr	r3, [pc, #316]	; (5490 <battery_load+0x19c>)
    5352:	2000      	movs	r0, #0
    5354:	5618      	ldrsb	r0, [r3, r0]
    5356:	4b4f      	ldr	r3, [pc, #316]	; (5494 <battery_load+0x1a0>)
    5358:	781b      	ldrb	r3, [r3, #0]
    535a:	b25b      	sxtb	r3, r3
    535c:	18c0      	adds	r0, r0, r3
    535e:	4b4e      	ldr	r3, [pc, #312]	; (5498 <battery_load+0x1a4>)
    5360:	781b      	ldrb	r3, [r3, #0]
    5362:	b25b      	sxtb	r3, r3
    5364:	18c0      	adds	r0, r0, r3
    5366:	4f4d      	ldr	r7, [pc, #308]	; (549c <battery_load+0x1a8>)
    5368:	2103      	movs	r1, #3
    536a:	47b8      	blx	r7
    536c:	73a0      	strb	r0, [r4, #14]
	battery_data[15] = nADC_TMONI_BAT_MIN;//最低电池温度
    536e:	4b4c      	ldr	r3, [pc, #304]	; (54a0 <battery_load+0x1ac>)
    5370:	781b      	ldrb	r3, [r3, #0]
    5372:	73e3      	strb	r3, [r4, #15]
	battery_data[16] = nADC_TMONI_BAT_MAX;//最高电池温度
    5374:	4b4b      	ldr	r3, [pc, #300]	; (54a4 <battery_load+0x1b0>)
    5376:	781b      	ldrb	r3, [r3, #0]
    5378:	7423      	strb	r3, [r4, #16]
	battery_data[17] = 0; //检流电阻温度
    537a:	2500      	movs	r5, #0
    537c:	7465      	strb	r5, [r4, #17]
	battery_data[18] = 0; //连接部温度
    537e:	74a5      	strb	r5, [r4, #18]
	V_temp = nADC_VPACK *6104 / 10000;
    5380:	4b49      	ldr	r3, [pc, #292]	; (54a8 <battery_load+0x1b4>)
    5382:	8818      	ldrh	r0, [r3, #0]
    5384:	4b49      	ldr	r3, [pc, #292]	; (54ac <battery_load+0x1b8>)
    5386:	4358      	muls	r0, r3
    5388:	4949      	ldr	r1, [pc, #292]	; (54b0 <battery_load+0x1bc>)
    538a:	47b8      	blx	r7
	battery_data[19] = V_temp; // 电池组电压
    538c:	74e0      	strb	r0, [r4, #19]
	battery_data[20] = V_temp >> 8;
    538e:	0a00      	lsrs	r0, r0, #8
    5390:	7520      	strb	r0, [r4, #20]
	V_temp = Total_VBAT *305 / 10000;
    5392:	4b48      	ldr	r3, [pc, #288]	; (54b4 <battery_load+0x1c0>)
    5394:	8818      	ldrh	r0, [r3, #0]
    5396:	2332      	movs	r3, #50	; 0x32
    5398:	33ff      	adds	r3, #255	; 0xff
    539a:	4698      	mov	r8, r3
    539c:	4358      	muls	r0, r3
    539e:	4944      	ldr	r1, [pc, #272]	; (54b0 <battery_load+0x1bc>)
    53a0:	47b8      	blx	r7
	battery_data[21] = V_temp; // 平均电芯电压
    53a2:	7560      	strb	r0, [r4, #21]
	battery_data[22] = V_temp >> 8;
    53a4:	0a00      	lsrs	r0, r0, #8
    53a6:	75a0      	strb	r0, [r4, #22]
	V_temp = nADC_CELL_MIN *305 / 10000;
    53a8:	4b43      	ldr	r3, [pc, #268]	; (54b8 <battery_load+0x1c4>)
    53aa:	8818      	ldrh	r0, [r3, #0]
    53ac:	4643      	mov	r3, r8
    53ae:	4358      	muls	r0, r3
    53b0:	493f      	ldr	r1, [pc, #252]	; (54b0 <battery_load+0x1bc>)
    53b2:	47b8      	blx	r7
	battery_data[23] = V_temp; // 最小电芯电压
    53b4:	75e0      	strb	r0, [r4, #23]
	battery_data[24] = V_temp >> 8;	
    53b6:	0a00      	lsrs	r0, r0, #8
    53b8:	7620      	strb	r0, [r4, #24]
	V_temp = nADC_CELL_MAX *305 / 10000;
    53ba:	4b40      	ldr	r3, [pc, #256]	; (54bc <battery_load+0x1c8>)
    53bc:	8818      	ldrh	r0, [r3, #0]
    53be:	4643      	mov	r3, r8
    53c0:	4358      	muls	r0, r3
    53c2:	493b      	ldr	r1, [pc, #236]	; (54b0 <battery_load+0x1bc>)
    53c4:	47b8      	blx	r7
	battery_data[25] = V_temp; // 最大电芯电压
    53c6:	7660      	strb	r0, [r4, #25]
	battery_data[26] = V_temp >> 8;
    53c8:	0a00      	lsrs	r0, r0, #8
    53ca:	76a0      	strb	r0, [r4, #26]
	
	DCH_CHG_temp = DCH_Val/1000;
    53cc:	4b3c      	ldr	r3, [pc, #240]	; (54c0 <battery_load+0x1cc>)
    53ce:	6818      	ldr	r0, [r3, #0]
    53d0:	4f3c      	ldr	r7, [pc, #240]	; (54c4 <battery_load+0x1d0>)
    53d2:	21fa      	movs	r1, #250	; 0xfa
    53d4:	0089      	lsls	r1, r1, #2
    53d6:	47b8      	blx	r7
	battery_data[27] = DCH_CHG_temp;    //累积放电量
    53d8:	76e0      	strb	r0, [r4, #27]
	battery_data[28] = DCH_CHG_temp>>8;
    53da:	0a03      	lsrs	r3, r0, #8
    53dc:	7723      	strb	r3, [r4, #28]
	battery_data[29] = DCH_CHG_temp>>16;
    53de:	0c03      	lsrs	r3, r0, #16
    53e0:	7763      	strb	r3, [r4, #29]
	battery_data[30] = DCH_CHG_temp>>24;
    53e2:	0e00      	lsrs	r0, r0, #24
    53e4:	77a0      	strb	r0, [r4, #30]
	
	DCH_CHG_temp = CHG_Val/1000;
    53e6:	4b38      	ldr	r3, [pc, #224]	; (54c8 <battery_load+0x1d4>)
    53e8:	6818      	ldr	r0, [r3, #0]
    53ea:	21fa      	movs	r1, #250	; 0xfa
    53ec:	0089      	lsls	r1, r1, #2
    53ee:	47b8      	blx	r7
	battery_data[31] = DCH_CHG_temp;    //累积充电量
    53f0:	77e0      	strb	r0, [r4, #31]
	battery_data[32] = DCH_CHG_temp>>8;
    53f2:	0a02      	lsrs	r2, r0, #8
    53f4:	2320      	movs	r3, #32
    53f6:	54e2      	strb	r2, [r4, r3]
	battery_data[33] = DCH_CHG_temp>>16;
    53f8:	0c02      	lsrs	r2, r0, #16
    53fa:	3301      	adds	r3, #1
    53fc:	54e2      	strb	r2, [r4, r3]
	battery_data[34] = DCH_CHG_temp>>24;	
    53fe:	0e00      	lsrs	r0, r0, #24
    5400:	3301      	adds	r3, #1
    5402:	54e0      	strb	r0, [r4, r3]
	
	battery_data[35] = Time_Val;    //累积利用时间
    5404:	4b31      	ldr	r3, [pc, #196]	; (54cc <battery_load+0x1d8>)
    5406:	681b      	ldr	r3, [r3, #0]
    5408:	2223      	movs	r2, #35	; 0x23
    540a:	54a3      	strb	r3, [r4, r2]
	battery_data[36] = Time_Val>>8;
    540c:	0a19      	lsrs	r1, r3, #8
    540e:	3201      	adds	r2, #1
    5410:	54a1      	strb	r1, [r4, r2]
	battery_data[37] = Time_Val>>16;
    5412:	0c19      	lsrs	r1, r3, #16
    5414:	3201      	adds	r2, #1
    5416:	54a1      	strb	r1, [r4, r2]
	battery_data[38] = Time_Val>>24;	
    5418:	0e1b      	lsrs	r3, r3, #24
    541a:	3201      	adds	r2, #1
    541c:	54a3      	strb	r3, [r4, r2]
	
	battery_data[39] = 0;    //电芯充电限制电压
    541e:	2327      	movs	r3, #39	; 0x27
    5420:	54e5      	strb	r5, [r4, r3]
	battery_data[40] = 0;
    5422:	3301      	adds	r3, #1
    5424:	54e5      	strb	r5, [r4, r3]

	battery_data[41] = 0;    //充电限制电流
    5426:	3301      	adds	r3, #1
    5428:	54e5      	strb	r5, [r4, r3]
	battery_data[42] = 0;
    542a:	3301      	adds	r3, #1
    542c:	54e5      	strb	r5, [r4, r3]
	
	battery_data[43] = 0;    //放电限制电流
    542e:	3301      	adds	r3, #1
    5430:	54e5      	strb	r5, [r4, r3]
	battery_data[44] = 0;
    5432:	3301      	adds	r3, #1
    5434:	54e5      	strb	r5, [r4, r3]
	
	battery_data[45] = 0;    //TD Flag
    5436:	3301      	adds	r3, #1
    5438:	54e5      	strb	r5, [r4, r3]
	
	battery_data[46] = (AbnormalState.VAL);    //异常 Flag
    543a:	4b25      	ldr	r3, [pc, #148]	; (54d0 <battery_load+0x1dc>)
    543c:	681b      	ldr	r3, [r3, #0]
    543e:	3208      	adds	r2, #8
    5440:	54a3      	strb	r3, [r4, r2]
	battery_data[47] = (AbnormalState.VAL)>>8;    //异常 Flag
    5442:	0a19      	lsrs	r1, r3, #8
    5444:	3201      	adds	r2, #1
    5446:	54a1      	strb	r1, [r4, r2]
	battery_data[48] = (AbnormalState.VAL)>>16;    //异常 Flag
    5448:	0c1b      	lsrs	r3, r3, #16
    544a:	3201      	adds	r2, #1
    544c:	54a3      	strb	r3, [r4, r2]
	
	battery_data[49] = BatteryState.VAL;    //电池状态
    544e:	4b21      	ldr	r3, [pc, #132]	; (54d4 <battery_load+0x1e0>)
    5450:	781b      	ldrb	r3, [r3, #0]
    5452:	55a3      	strb	r3, [r4, r6]
	
	battery_data[50] = 0;    //过冲电保护等级3电压
    5454:	2332      	movs	r3, #50	; 0x32
    5456:	54e5      	strb	r5, [r4, r3]
	battery_data[51] = 0;
    5458:	3301      	adds	r3, #1
    545a:	54e5      	strb	r5, [r4, r3]
	
	battery_data[52] = 3445&0xff;    //电芯8%电压
    545c:	3245      	adds	r2, #69	; 0x45
    545e:	3301      	adds	r3, #1
    5460:	54e2      	strb	r2, [r4, r3]
	battery_data[53] = 3445>>8;
    5462:	3a68      	subs	r2, #104	; 0x68
    5464:	3301      	adds	r3, #1
    5466:	54e2      	strb	r2, [r4, r3]
	
	battery_data[54] = check_sum(battery_data+3,52);
    5468:	1ce0      	adds	r0, r4, #3
    546a:	2134      	movs	r1, #52	; 0x34
    546c:	4b1a      	ldr	r3, [pc, #104]	; (54d8 <battery_load+0x1e4>)
    546e:	4798      	blx	r3
    5470:	2336      	movs	r3, #54	; 0x36
    5472:	54e0      	strb	r0, [r4, r3]
}
    5474:	bc04      	pop	{r2}
    5476:	4690      	mov	r8, r2
    5478:	bdf0      	pop	{r4, r5, r6, r7, pc}
    547a:	46c0      	nop			; (mov r8, r8)
    547c:	200000d0 	.word	0x200000d0
    5480:	20000f3d 	.word	0x20000f3d
    5484:	20000f44 	.word	0x20000f44
    5488:	20000f48 	.word	0x20000f48
    548c:	20000faa 	.word	0x20000faa
    5490:	20000f76 	.word	0x20000f76
    5494:	20000f3e 	.word	0x20000f3e
    5498:	20000f3c 	.word	0x20000f3c
    549c:	0000a089 	.word	0x0000a089
    54a0:	20000e84 	.word	0x20000e84
    54a4:	20001114 	.word	0x20001114
    54a8:	20000f74 	.word	0x20000f74
    54ac:	000017d8 	.word	0x000017d8
    54b0:	00002710 	.word	0x00002710
    54b4:	20000f40 	.word	0x20000f40
    54b8:	20000f42 	.word	0x20000f42
    54bc:	20000f7c 	.word	0x20000f7c
    54c0:	20000fa4 	.word	0x20000fa4
    54c4:	00009f75 	.word	0x00009f75
    54c8:	20000f78 	.word	0x20000f78
    54cc:	20000f98 	.word	0x20000f98
    54d0:	20000f8c 	.word	0x20000f8c
    54d4:	20001144 	.word	0x20001144
    54d8:	00004fc9 	.word	0x00004fc9

000054dc <can_process>:
	}
}


void can_process(void)
{
    54dc:	b570      	push	{r4, r5, r6, lr}
    54de:	b0c2      	sub	sp, #264	; 0x108
	uint8_t buffer[XMODEM_BUFLEN];
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
    54e0:	4b68      	ldr	r3, [pc, #416]	; (5684 <can_process+0x1a8>)
    54e2:	681a      	ldr	r2, [r3, #0]
    54e4:	4b68      	ldr	r3, [pc, #416]	; (5688 <can_process+0x1ac>)
    54e6:	681b      	ldr	r3, [r3, #0]
    54e8:	429a      	cmp	r2, r3
    54ea:	d100      	bne.n	54ee <can_process+0x12>
    54ec:	e0c7      	b.n	567e <can_process+0x1a2>
	{
		broadcast = 0;
		CanTxBuffer[0] = 0x55;
    54ee:	2255      	movs	r2, #85	; 0x55
    54f0:	4b66      	ldr	r3, [pc, #408]	; (568c <can_process+0x1b0>)
    54f2:	701a      	strb	r2, [r3, #0]
		read_bytes(&ch,1);
    54f4:	2101      	movs	r1, #1
    54f6:	466b      	mov	r3, sp
    54f8:	1dd8      	adds	r0, r3, #7
    54fa:	4b65      	ldr	r3, [pc, #404]	; (5690 <can_process+0x1b4>)
    54fc:	4798      	blx	r3
		if (ch == 0x55)  //找到第一个字节 0x55
    54fe:	466b      	mov	r3, sp
    5500:	3307      	adds	r3, #7
    5502:	781b      	ldrb	r3, [r3, #0]
    5504:	2b55      	cmp	r3, #85	; 0x55
    5506:	d000      	beq.n	550a <can_process+0x2e>
    5508:	e0b9      	b.n	567e <can_process+0x1a2>
		{
			read_bytes(&ch,1);
    550a:	2101      	movs	r1, #1
    550c:	466b      	mov	r3, sp
    550e:	1dd8      	adds	r0, r3, #7
    5510:	4b5f      	ldr	r3, [pc, #380]	; (5690 <can_process+0x1b4>)
    5512:	4798      	blx	r3
			if (ch == 0x00)  //第二个字节 0x00
    5514:	466b      	mov	r3, sp
    5516:	79dc      	ldrb	r4, [r3, #7]
    5518:	2c00      	cmp	r4, #0
    551a:	d136      	bne.n	558a <can_process+0xae>
			{
				read_bytes(&ch,1);
    551c:	2101      	movs	r1, #1
    551e:	466b      	mov	r3, sp
    5520:	1dd8      	adds	r0, r3, #7
    5522:	4b5b      	ldr	r3, [pc, #364]	; (5690 <can_process+0x1b4>)
    5524:	4798      	blx	r3
				if (ch == 0x00)  //第三个字节 0x00
    5526:	466b      	mov	r3, sp
    5528:	3307      	adds	r3, #7
    552a:	781b      	ldrb	r3, [r3, #0]
    552c:	2b00      	cmp	r3, #0
    552e:	d000      	beq.n	5532 <can_process+0x56>
    5530:	e0a5      	b.n	567e <can_process+0x1a2>
				{
					read_bytes(&ch,1);   //第四个字节 数据长
    5532:	2101      	movs	r1, #1
    5534:	466b      	mov	r3, sp
    5536:	1dd8      	adds	r0, r3, #7
    5538:	4b55      	ldr	r3, [pc, #340]	; (5690 <can_process+0x1b4>)
    553a:	4798      	blx	r3
					if(ch == 0x00)
    553c:	466b      	mov	r3, sp
    553e:	3307      	adds	r3, #7
    5540:	781b      	ldrb	r3, [r3, #0]
    5542:	2b00      	cmp	r3, #0
    5544:	d000      	beq.n	5548 <can_process+0x6c>
    5546:	e09a      	b.n	567e <can_process+0x1a2>
					{
						read_bytes(&ch,1); 
    5548:	2101      	movs	r1, #1
    554a:	466b      	mov	r3, sp
    554c:	1dd8      	adds	r0, r3, #7
    554e:	4b50      	ldr	r3, [pc, #320]	; (5690 <can_process+0x1b4>)
    5550:	4798      	blx	r3
						if(ch == 0x01)
    5552:	466b      	mov	r3, sp
    5554:	3307      	adds	r3, #7
    5556:	781b      	ldrb	r3, [r3, #0]
    5558:	2b01      	cmp	r3, #1
    555a:	d000      	beq.n	555e <can_process+0x82>
    555c:	e08f      	b.n	567e <can_process+0x1a2>
						{
							read_bytes(&ch,1); 
    555e:	2101      	movs	r1, #1
    5560:	466b      	mov	r3, sp
    5562:	1dd8      	adds	r0, r3, #7
    5564:	4b4a      	ldr	r3, [pc, #296]	; (5690 <can_process+0x1b4>)
    5566:	4798      	blx	r3
							if(ch == 0xff)
    5568:	466b      	mov	r3, sp
    556a:	3307      	adds	r3, #7
    556c:	781b      	ldrb	r3, [r3, #0]
    556e:	2bff      	cmp	r3, #255	; 0xff
    5570:	d000      	beq.n	5574 <can_process+0x98>
    5572:	e084      	b.n	567e <can_process+0x1a2>
							{
								nvm_erase_row(BOOTLOADER_FLAG);
    5574:	4847      	ldr	r0, [pc, #284]	; (5694 <can_process+0x1b8>)
    5576:	4b48      	ldr	r3, [pc, #288]	; (5698 <can_process+0x1bc>)
    5578:	4798      	blx	r3
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
    557a:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    557e:	4a47      	ldr	r2, [pc, #284]	; (569c <can_process+0x1c0>)
    5580:	4b47      	ldr	r3, [pc, #284]	; (56a0 <can_process+0x1c4>)
    5582:	60da      	str	r2, [r3, #12]
    5584:	f3bf 8f4f 	dsb	sy
    5588:	e7fe      	b.n	5588 <can_process+0xac>
							}
						}
					}
				}
			}
			else if(ch == ID_address || ch == 0xff )  //地址
    558a:	4b46      	ldr	r3, [pc, #280]	; (56a4 <can_process+0x1c8>)
    558c:	781b      	ldrb	r3, [r3, #0]
    558e:	42a3      	cmp	r3, r4
    5590:	d001      	beq.n	5596 <can_process+0xba>
    5592:	2cff      	cmp	r4, #255	; 0xff
    5594:	d173      	bne.n	567e <can_process+0x1a2>
			{
				if (ch == 0xff)
				{
					broadcast = 1;
				}
				read_bytes(&Sequence_ID,1);   //取出定序ID
    5596:	2101      	movs	r1, #1
    5598:	4843      	ldr	r0, [pc, #268]	; (56a8 <can_process+0x1cc>)
    559a:	4d3d      	ldr	r5, [pc, #244]	; (5690 <can_process+0x1b4>)
    559c:	47a8      	blx	r5
				read_bytes(buffer,1);   //第四个字节 数据长
    559e:	2101      	movs	r1, #1
    55a0:	a802      	add	r0, sp, #8
    55a2:	47a8      	blx	r5

				if(buffer[0] <= 9)
    55a4:	ab02      	add	r3, sp, #8
    55a6:	7819      	ldrb	r1, [r3, #0]
    55a8:	2909      	cmp	r1, #9
    55aa:	d868      	bhi.n	567e <can_process+0x1a2>
				{
					read_bytes(buffer+1,buffer[0]+2);
    55ac:	3102      	adds	r1, #2
    55ae:	2009      	movs	r0, #9
    55b0:	4468      	add	r0, sp
    55b2:	4b37      	ldr	r3, [pc, #220]	; (5690 <can_process+0x1b4>)
    55b4:	4798      	blx	r3
					checksum = check_sum(buffer,buffer[0]+3);
    55b6:	ae02      	add	r6, sp, #8
    55b8:	7835      	ldrb	r5, [r6, #0]
    55ba:	1ce9      	adds	r1, r5, #3
    55bc:	b2c9      	uxtb	r1, r1
    55be:	0030      	movs	r0, r6
    55c0:	4b3a      	ldr	r3, [pc, #232]	; (56ac <can_process+0x1d0>)
    55c2:	4798      	blx	r3
					if ( checksum == (buffer[buffer[0]+2]) )
    55c4:	1975      	adds	r5, r6, r5
    55c6:	78ab      	ldrb	r3, [r5, #2]
    55c8:	4283      	cmp	r3, r0
    55ca:	d158      	bne.n	567e <can_process+0x1a2>
	uint8_t ch;
	uint8_t checksum = 0;
	uint8_t broadcast = 0;
	if (readOffset != writeOffset)
	{
		broadcast = 0;
    55cc:	0023      	movs	r3, r4
    55ce:	3bff      	subs	r3, #255	; 0xff
    55d0:	425a      	negs	r2, r3
    55d2:	4153      	adcs	r3, r2
    55d4:	b2db      	uxtb	r3, r3
				{
					read_bytes(buffer+1,buffer[0]+2);
					checksum = check_sum(buffer,buffer[0]+3);
					if ( checksum == (buffer[buffer[0]+2]) )
					{
						switch(buffer[1])
    55d6:	aa02      	add	r2, sp, #8
    55d8:	7852      	ldrb	r2, [r2, #1]
    55da:	b2d1      	uxtb	r1, r2
    55dc:	29c5      	cmp	r1, #197	; 0xc5
    55de:	d01d      	beq.n	561c <can_process+0x140>
    55e0:	d804      	bhi.n	55ec <can_process+0x110>
    55e2:	2a48      	cmp	r2, #72	; 0x48
    55e4:	d037      	beq.n	5656 <can_process+0x17a>
    55e6:	2a58      	cmp	r2, #88	; 0x58
    55e8:	d03c      	beq.n	5664 <can_process+0x188>
    55ea:	e048      	b.n	567e <can_process+0x1a2>
    55ec:	b2d1      	uxtb	r1, r2
    55ee:	29c6      	cmp	r1, #198	; 0xc6
    55f0:	d02a      	beq.n	5648 <can_process+0x16c>
    55f2:	29ce      	cmp	r1, #206	; 0xce
    55f4:	d143      	bne.n	567e <can_process+0x1a2>
						{
							case 0xCE:
								if (address_assign_flag == 0)
    55f6:	4b2e      	ldr	r3, [pc, #184]	; (56b0 <can_process+0x1d4>)
    55f8:	781b      	ldrb	r3, [r3, #0]
    55fa:	2b00      	cmp	r3, #0
    55fc:	d13f      	bne.n	567e <can_process+0x1a2>
								{
									if (buffer[2] != 0x00 && buffer[2] != 0xff )
    55fe:	ab02      	add	r3, sp, #8
    5600:	789a      	ldrb	r2, [r3, #2]
    5602:	1e53      	subs	r3, r2, #1
    5604:	b2db      	uxtb	r3, r3
    5606:	2bfd      	cmp	r3, #253	; 0xfd
    5608:	d839      	bhi.n	567e <can_process+0x1a2>
									{
										Latch_id = buffer[2];
    560a:	4b2a      	ldr	r3, [pc, #168]	; (56b4 <can_process+0x1d8>)
    560c:	701a      	strb	r2, [r3, #0]
										battery_load();
    560e:	4b2a      	ldr	r3, [pc, #168]	; (56b8 <can_process+0x1dc>)
    5610:	4798      	blx	r3
										if ( broadcast == 0)
    5612:	2cff      	cmp	r4, #255	; 0xff
    5614:	d033      	beq.n	567e <can_process+0x1a2>
										{
											latch_answer();
    5616:	4b29      	ldr	r3, [pc, #164]	; (56bc <can_process+0x1e0>)
    5618:	4798      	blx	r3
    561a:	e030      	b.n	567e <can_process+0x1a2>
										}
									}
								}
								break;
							case 0xC5:
								if (address_assign_flag == 0 && broadcast == 0)
    561c:	4a24      	ldr	r2, [pc, #144]	; (56b0 <can_process+0x1d4>)
    561e:	7812      	ldrb	r2, [r2, #0]
    5620:	4313      	orrs	r3, r2
    5622:	d12c      	bne.n	567e <can_process+0x1a2>
								{
									battery_data[2] = Sequence_ID;
    5624:	4b20      	ldr	r3, [pc, #128]	; (56a8 <can_process+0x1cc>)
    5626:	781a      	ldrb	r2, [r3, #0]
    5628:	4b25      	ldr	r3, [pc, #148]	; (56c0 <can_process+0x1e4>)
    562a:	709a      	strb	r2, [r3, #2]
									if (Latch_id != buffer[2])
    562c:	ab02      	add	r3, sp, #8
    562e:	789a      	ldrb	r2, [r3, #2]
    5630:	4b20      	ldr	r3, [pc, #128]	; (56b4 <can_process+0x1d8>)
    5632:	781b      	ldrb	r3, [r3, #0]
    5634:	429a      	cmp	r2, r3
    5636:	d004      	beq.n	5642 <can_process+0x166>
									{
										Latch_id = 0xff;
    5638:	22ff      	movs	r2, #255	; 0xff
    563a:	4b1e      	ldr	r3, [pc, #120]	; (56b4 <can_process+0x1d8>)
    563c:	701a      	strb	r2, [r3, #0]
										battery_load();
    563e:	4b1e      	ldr	r3, [pc, #120]	; (56b8 <can_process+0x1dc>)
    5640:	4798      	blx	r3
									}
									battery_answer();
    5642:	4b20      	ldr	r3, [pc, #128]	; (56c4 <can_process+0x1e8>)
    5644:	4798      	blx	r3
    5646:	e01a      	b.n	567e <can_process+0x1a2>
								}
								break;
							case 0xC6:
								if (address_assign_flag == 0 && broadcast == 0)
    5648:	4a19      	ldr	r2, [pc, #100]	; (56b0 <can_process+0x1d4>)
    564a:	7812      	ldrb	r2, [r2, #0]
    564c:	4313      	orrs	r3, r2
    564e:	d116      	bne.n	567e <can_process+0x1a2>
								{
									profile_answer();
    5650:	4b1d      	ldr	r3, [pc, #116]	; (56c8 <can_process+0x1ec>)
    5652:	4798      	blx	r3
    5654:	e013      	b.n	567e <can_process+0x1a2>
								}
								break;
							case 0x48:
								if (address_assign_flag == 0 && broadcast == 0)
    5656:	4a16      	ldr	r2, [pc, #88]	; (56b0 <can_process+0x1d4>)
    5658:	7812      	ldrb	r2, [r2, #0]
    565a:	4313      	orrs	r3, r2
    565c:	d10f      	bne.n	567e <can_process+0x1a2>
								{
									address_answer();
    565e:	4b1b      	ldr	r3, [pc, #108]	; (56cc <can_process+0x1f0>)
    5660:	4798      	blx	r3
    5662:	e00c      	b.n	567e <can_process+0x1a2>
								}
								break;
							case 0x58:
								if ( buffer[2] == ID_address && address_assign_flag == 1)
    5664:	ab02      	add	r3, sp, #8
    5666:	789a      	ldrb	r2, [r3, #2]
    5668:	4b0e      	ldr	r3, [pc, #56]	; (56a4 <can_process+0x1c8>)
    566a:	781b      	ldrb	r3, [r3, #0]
    566c:	429a      	cmp	r2, r3
    566e:	d106      	bne.n	567e <can_process+0x1a2>
    5670:	4b0f      	ldr	r3, [pc, #60]	; (56b0 <can_process+0x1d4>)
    5672:	781b      	ldrb	r3, [r3, #0]
    5674:	2b01      	cmp	r3, #1
    5676:	d102      	bne.n	567e <can_process+0x1a2>
								{
									address_conflict = 1;
    5678:	2201      	movs	r2, #1
    567a:	4b15      	ldr	r3, [pc, #84]	; (56d0 <can_process+0x1f4>)
    567c:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
	}
}
    567e:	b042      	add	sp, #264	; 0x108
    5680:	bd70      	pop	{r4, r5, r6, pc}
    5682:	46c0      	nop			; (mov r8, r8)
    5684:	2000004c 	.word	0x2000004c
    5688:	20000114 	.word	0x20000114
    568c:	20001014 	.word	0x20001014
    5690:	00004f4d 	.word	0x00004f4d
    5694:	0003fd00 	.word	0x0003fd00
    5698:	00008c95 	.word	0x00008c95
    569c:	05fa0004 	.word	0x05fa0004
    56a0:	e000ed00 	.word	0xe000ed00
    56a4:	20000f3d 	.word	0x20000f3d
    56a8:	20000fa0 	.word	0x20000fa0
    56ac:	00004fc9 	.word	0x00004fc9
    56b0:	20001145 	.word	0x20001145
    56b4:	20000f44 	.word	0x20000f44
    56b8:	000052f5 	.word	0x000052f5
    56bc:	000052a5 	.word	0x000052a5
    56c0:	200000d0 	.word	0x200000d0
    56c4:	00005291 	.word	0x00005291
    56c8:	0000509d 	.word	0x0000509d
    56cc:	00005055 	.word	0x00005055
    56d0:	20000220 	.word	0x20000220

000056d4 <Address_Send>:
		
	}
}

void Address_Send(void)
{
    56d4:	b510      	push	{r4, lr}
    56d6:	b084      	sub	sp, #16
	uint8_t Send_buffer[10];
	Send_buffer[0] = 0x55;
    56d8:	ac01      	add	r4, sp, #4
    56da:	2355      	movs	r3, #85	; 0x55
    56dc:	7023      	strb	r3, [r4, #0]
	Send_buffer[1] = ID_address;
    56de:	4b0a      	ldr	r3, [pc, #40]	; (5708 <Address_Send+0x34>)
    56e0:	781b      	ldrb	r3, [r3, #0]
    56e2:	7063      	strb	r3, [r4, #1]
	Send_buffer[2] = 0x00;
    56e4:	2300      	movs	r3, #0
    56e6:	70a3      	strb	r3, [r4, #2]
	Send_buffer[3] = 0x00;
    56e8:	70e3      	strb	r3, [r4, #3]
	Send_buffer[4] = 0x48;
    56ea:	3348      	adds	r3, #72	; 0x48
    56ec:	7123      	strb	r3, [r4, #4]
	Send_buffer[5] = check_sum(Send_buffer+3,3);
    56ee:	2103      	movs	r1, #3
    56f0:	466b      	mov	r3, sp
    56f2:	1dd8      	adds	r0, r3, #7
    56f4:	4b05      	ldr	r3, [pc, #20]	; (570c <Address_Send+0x38>)
    56f6:	4798      	blx	r3
    56f8:	7160      	strb	r0, [r4, #5]
	send_message(Send_buffer,6);
    56fa:	2106      	movs	r1, #6
    56fc:	0020      	movs	r0, r4
    56fe:	4b04      	ldr	r3, [pc, #16]	; (5710 <Address_Send+0x3c>)
    5700:	4798      	blx	r3
}
    5702:	b004      	add	sp, #16
    5704:	bd10      	pop	{r4, pc}
    5706:	46c0      	nop			; (mov r8, r8)
    5708:	20000f3d 	.word	0x20000f3d
    570c:	00004fc9 	.word	0x00004fc9
    5710:	00004fed 	.word	0x00004fed

00005714 <Address_Init>:
	
	battery_data[54] = check_sum(battery_data+3,52);
}

void Address_Init(void)
{
    5714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5716:	464f      	mov	r7, r9
    5718:	4646      	mov	r6, r8
    571a:	b4c0      	push	{r6, r7}
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    571c:	2382      	movs	r3, #130	; 0x82
    571e:	05db      	lsls	r3, r3, #23
    5720:	6a1b      	ldr	r3, [r3, #32]
	static uint32_t time_count = 0;
	if (ID_END_Read() == false)
    5722:	065b      	lsls	r3, r3, #25
    5724:	d40d      	bmi.n	5742 <Address_Init+0x2e>
	{
		ID_address = 0x01;
    5726:	2201      	movs	r2, #1
    5728:	4b28      	ldr	r3, [pc, #160]	; (57cc <Address_Init+0xb8>)
    572a:	701a      	strb	r2, [r3, #0]
		address_assign_flag = 0;
    572c:	2200      	movs	r2, #0
    572e:	4b28      	ldr	r3, [pc, #160]	; (57d0 <Address_Init+0xbc>)
    5730:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5732:	2382      	movs	r3, #130	; 0x82
    5734:	05db      	lsls	r3, r3, #23
    5736:	3220      	adds	r2, #32
    5738:	619a      	str	r2, [r3, #24]
	} else {
		port_base->OUTCLR.reg = pin_mask;
    573a:	2280      	movs	r2, #128	; 0x80
    573c:	0112      	lsls	r2, r2, #4
    573e:	615a      	str	r2, [r3, #20]
    5740:	e040      	b.n	57c4 <Address_Init+0xb0>
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5742:	2182      	movs	r1, #130	; 0x82
    5744:	05c9      	lsls	r1, r1, #23
		ID_OUT_High();
		COM_RES_Low();
	}
	else
	{
		while(ID_IN_Read() == false);//等待ID_IN 为低
    5746:	2210      	movs	r2, #16
    5748:	6a0b      	ldr	r3, [r1, #32]
    574a:	421a      	tst	r2, r3
    574c:	d0fc      	beq.n	5748 <Address_Init+0x34>
		delay_ms(10);
    574e:	200a      	movs	r0, #10
    5750:	4b20      	ldr	r3, [pc, #128]	; (57d4 <Address_Init+0xc0>)
    5752:	4798      	blx	r3
    5754:	2182      	movs	r1, #130	; 0x82
    5756:	05c9      	lsls	r1, r1, #23
		while(ID_IN_Read() == false);//确认ID_IN 为低
    5758:	2210      	movs	r2, #16
    575a:	6a0b      	ldr	r3, [r1, #32]
    575c:	421a      	tst	r2, r3
    575e:	d0fc      	beq.n	575a <Address_Init+0x46>
		
		ID_address = 0x01;
    5760:	2201      	movs	r2, #1
    5762:	4b1a      	ldr	r3, [pc, #104]	; (57cc <Address_Init+0xb8>)
    5764:	701a      	strb	r2, [r3, #0]
		while( address_assign_flag == 1)
    5766:	4f1a      	ldr	r7, [pc, #104]	; (57d0 <Address_Init+0xbc>)
		{
			Address_Send();
    5768:	4b1b      	ldr	r3, [pc, #108]	; (57d8 <Address_Init+0xc4>)
    576a:	4699      	mov	r9, r3
			time_count = 0;
    576c:	4b1b      	ldr	r3, [pc, #108]	; (57dc <Address_Init+0xc8>)
    576e:	4698      	mov	r8, r3
		while(ID_IN_Read() == false);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == false);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    5770:	e025      	b.n	57be <Address_Init+0xaa>
		{
			Address_Send();
    5772:	47c8      	blx	r9
			time_count = 0;
    5774:	2300      	movs	r3, #0
    5776:	4642      	mov	r2, r8
    5778:	6013      	str	r3, [r2, #0]
			address_conflict = 0;
    577a:	4a19      	ldr	r2, [pc, #100]	; (57e0 <Address_Init+0xcc>)
    577c:	7013      	strb	r3, [r2, #0]
			while(address_conflict == 0)
			{
				can_process();
    577e:	4e19      	ldr	r6, [pc, #100]	; (57e4 <Address_Init+0xd0>)
				time_count++;
    5780:	4c16      	ldr	r4, [pc, #88]	; (57dc <Address_Init+0xc8>)
				delay_ms(1);
    5782:	4d14      	ldr	r5, [pc, #80]	; (57d4 <Address_Init+0xc0>)
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
			{
				can_process();
    5784:	47b0      	blx	r6
				time_count++;
    5786:	6823      	ldr	r3, [r4, #0]
    5788:	3301      	adds	r3, #1
    578a:	6023      	str	r3, [r4, #0]
				delay_ms(1);
    578c:	2001      	movs	r0, #1
    578e:	47a8      	blx	r5
				if (time_count >= 50)
    5790:	6823      	ldr	r3, [r4, #0]
    5792:	2b31      	cmp	r3, #49	; 0x31
    5794:	d907      	bls.n	57a6 <Address_Init+0x92>
				{
					address_assign_flag = 0;
    5796:	2200      	movs	r2, #0
    5798:	4b0d      	ldr	r3, [pc, #52]	; (57d0 <Address_Init+0xbc>)
    579a:	701a      	strb	r2, [r3, #0]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    579c:	3220      	adds	r2, #32
    579e:	2382      	movs	r3, #130	; 0x82
    57a0:	05db      	lsls	r3, r3, #23
    57a2:	619a      	str	r2, [r3, #24]
    57a4:	e00b      	b.n	57be <Address_Init+0xaa>
		while( address_assign_flag == 1)
		{
			Address_Send();
			time_count = 0;
			address_conflict = 0;
			while(address_conflict == 0)
    57a6:	4b0e      	ldr	r3, [pc, #56]	; (57e0 <Address_Init+0xcc>)
    57a8:	781b      	ldrb	r3, [r3, #0]
    57aa:	2b00      	cmp	r3, #0
    57ac:	d0ea      	beq.n	5784 <Address_Init+0x70>
					address_assign_flag = 0;
					ID_OUT_High();
					break;
				}
			}
			if (address_assign_flag == 1)
    57ae:	4b08      	ldr	r3, [pc, #32]	; (57d0 <Address_Init+0xbc>)
    57b0:	781b      	ldrb	r3, [r3, #0]
    57b2:	2b01      	cmp	r3, #1
    57b4:	d103      	bne.n	57be <Address_Init+0xaa>
			{
				ID_address++;
    57b6:	4a05      	ldr	r2, [pc, #20]	; (57cc <Address_Init+0xb8>)
    57b8:	7813      	ldrb	r3, [r2, #0]
    57ba:	3301      	adds	r3, #1
    57bc:	7013      	strb	r3, [r2, #0]
		while(ID_IN_Read() == false);//等待ID_IN 为低
		delay_ms(10);
		while(ID_IN_Read() == false);//确认ID_IN 为低
		
		ID_address = 0x01;
		while( address_assign_flag == 1)
    57be:	783b      	ldrb	r3, [r7, #0]
    57c0:	2b01      	cmp	r3, #1
    57c2:	d0d6      	beq.n	5772 <Address_Init+0x5e>
				ID_address++;
			}
		}
		
	}
}
    57c4:	bc0c      	pop	{r2, r3}
    57c6:	4690      	mov	r8, r2
    57c8:	4699      	mov	r9, r3
    57ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    57cc:	20000f3d 	.word	0x20000f3d
    57d0:	20001145 	.word	0x20001145
    57d4:	00007e45 	.word	0x00007e45
    57d8:	000056d5 	.word	0x000056d5
    57dc:	20000218 	.word	0x20000218
    57e0:	20000220 	.word	0x20000220
    57e4:	000054dd 	.word	0x000054dd

000057e8 <Configure_Flash>:
  * @param  None
  * @retval None
  */

void Configure_Flash(void)
{
    57e8:	b500      	push	{lr}
    57ea:	b083      	sub	sp, #12
{
	/* Sanity check the parameters */
	Assert(config);

	/* Write the default configuration for the NVM configuration */
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    57ec:	2300      	movs	r3, #0
    57ee:	466a      	mov	r2, sp
    57f0:	7013      	strb	r3, [r2, #0]
	config->manual_page_write = true;
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    57f2:	4a07      	ldr	r2, [pc, #28]	; (5810 <Configure_Flash+0x28>)
    57f4:	6852      	ldr	r2, [r2, #4]
    57f6:	06d2      	lsls	r2, r2, #27
    57f8:	0f12      	lsrs	r2, r2, #28
    57fa:	4669      	mov	r1, sp
    57fc:	708a      	strb	r2, [r1, #2]
	config->disable_cache     = false;
    57fe:	70cb      	strb	r3, [r1, #3]
#if (SAMC20) || (SAMC21)
	config->disable_rww_cache = false;
    5800:	710b      	strb	r3, [r1, #4]
#endif
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    5802:	714b      	strb	r3, [r1, #5]
	struct nvm_config config_nvm;
	nvm_get_config_defaults(&config_nvm);
	config_nvm.manual_page_write = false;
    5804:	704b      	strb	r3, [r1, #1]
	nvm_set_config(&config_nvm);
    5806:	4668      	mov	r0, sp
    5808:	4b02      	ldr	r3, [pc, #8]	; (5814 <Configure_Flash+0x2c>)
    580a:	4798      	blx	r3
}
    580c:	b003      	add	sp, #12
    580e:	bd00      	pop	{pc}
    5810:	41004000 	.word	0x41004000
    5814:	00008a0d 	.word	0x00008a0d

00005818 <Bsp_Erase_Row>:
  * @param  address
  * @retval None
  */

void Bsp_Erase_Row(uint32_t address)
{
    5818:	b570      	push	{r4, r5, r6, lr}
    581a:	0005      	movs	r5, r0
	enum status_code error_code;
	do
	{
		error_code = nvm_erase_row(address);
    581c:	4c02      	ldr	r4, [pc, #8]	; (5828 <Bsp_Erase_Row+0x10>)
    581e:	0028      	movs	r0, r5
    5820:	47a0      	blx	r4
	} while (error_code == STATUS_BUSY);
    5822:	2805      	cmp	r0, #5
    5824:	d0fb      	beq.n	581e <Bsp_Erase_Row+0x6>
}
    5826:	bd70      	pop	{r4, r5, r6, pc}
    5828:	00008c95 	.word	0x00008c95

0000582c <Bsp_Write_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Write_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    582c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    582e:	0006      	movs	r6, r0
    5830:	000d      	movs	r5, r1
    5832:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_write_buffer(address,buff, length);
    5834:	4f03      	ldr	r7, [pc, #12]	; (5844 <Bsp_Write_Buffer+0x18>)
    5836:	0022      	movs	r2, r4
    5838:	0029      	movs	r1, r5
    583a:	0030      	movs	r0, r6
    583c:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    583e:	2805      	cmp	r0, #5
    5840:	d0f9      	beq.n	5836 <Bsp_Write_Buffer+0xa>
}
    5842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5844:	00008b55 	.word	0x00008b55

00005848 <Bsp_Read_Buffer>:
  * @param  address,point of buffer,length
  * @retval None
  */

void Bsp_Read_Buffer(uint32_t address,uint8_t *buff,uint16_t length)
{
    5848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    584a:	0006      	movs	r6, r0
    584c:	000d      	movs	r5, r1
    584e:	0014      	movs	r4, r2
	enum status_code error_code;
	do
	{
		error_code = nvm_read_buffer(address,buff, length);
    5850:	4f03      	ldr	r7, [pc, #12]	; (5860 <Bsp_Read_Buffer+0x18>)
    5852:	0022      	movs	r2, r4
    5854:	0029      	movs	r1, r5
    5856:	0030      	movs	r0, r6
    5858:	47b8      	blx	r7
	} while (error_code == STATUS_BUSY);
    585a:	2805      	cmp	r0, #5
    585c:	d0f9      	beq.n	5852 <Bsp_Read_Buffer+0xa>
}
    585e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5860:	00008c1d 	.word	0x00008c1d

00005864 <EEPROM_To_RAM>:
  * @retval None
  */

void EEPROM_To_RAM(void)
{
	g_sys_cap.val.re_cap_rate = flash_ram_buffer[EEPROM_INDEX_CAP_VAL];
    5864:	4a34      	ldr	r2, [pc, #208]	; (5938 <EEPROM_To_RAM+0xd4>)
    5866:	7851      	ldrb	r1, [r2, #1]
    5868:	4b34      	ldr	r3, [pc, #208]	; (593c <EEPROM_To_RAM+0xd8>)
    586a:	7499      	strb	r1, [r3, #18]
	g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    586c:	7c99      	ldrb	r1, [r3, #18]
    586e:	b2c9      	uxtb	r1, r1
    5870:	7519      	strb	r1, [r3, #20]
	g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    5872:	7c99      	ldrb	r1, [r3, #18]
    5874:	b2c9      	uxtb	r1, r1
    5876:	7559      	strb	r1, [r3, #21]

	//cap_update =  flash_ram_buffer[EEPROM_INDEX_FULL_CAP];
	//cap_update <<=8;
	//cap_update |=  flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1];

	g_sys_cap.val.bat_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_CYCLE];
    5878:	7911      	ldrb	r1, [r2, #4]
    587a:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt <<=8;
    587c:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    587e:	0209      	lsls	r1, r1, #8
    5880:	b289      	uxth	r1, r1
    5882:	8499      	strh	r1, [r3, #36]	; 0x24
	g_sys_cap.val.bat_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_CYCLE+1];
    5884:	8c98      	ldrh	r0, [r3, #36]	; 0x24
    5886:	7951      	ldrb	r1, [r2, #5]
    5888:	4301      	orrs	r1, r0
    588a:	8499      	strh	r1, [r3, #36]	; 0x24
	    
	g_sys_cap.val.deep_dch_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE];
    588c:	7991      	ldrb	r1, [r2, #6]
    588e:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt <<=8;
    5890:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
    5892:	0209      	lsls	r1, r1, #8
    5894:	b289      	uxth	r1, r1
    5896:	84d9      	strh	r1, [r3, #38]	; 0x26
	g_sys_cap.val.deep_dch_cycle_cnt |=  flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1];
    5898:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
    589a:	79d1      	ldrb	r1, [r2, #7]
    589c:	4301      	orrs	r1, r0
    589e:	84d9      	strh	r1, [r3, #38]	; 0x26
	    
	    
	g_sys_cap.val.deep_chg_cycle_cnt =  flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE];
    58a0:	7a11      	ldrb	r1, [r2, #8]
    58a2:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt <<=8;
    58a4:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    58a6:	0209      	lsls	r1, r1, #8
    58a8:	b289      	uxth	r1, r1
    58aa:	8519      	strh	r1, [r3, #40]	; 0x28
	g_sys_cap.val.deep_chg_cycle_cnt |= flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1];
    58ac:	8d18      	ldrh	r0, [r3, #40]	; 0x28
    58ae:	7a51      	ldrb	r1, [r2, #9]
    58b0:	4301      	orrs	r1, r0
    58b2:	8519      	strh	r1, [r3, #40]	; 0x28
	    
	//0819
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR];
	sys_err_flags.VAL <<=8;
	sys_err_flags.VAL = flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1];
    58b4:	7ad1      	ldrb	r1, [r2, #11]
    58b6:	4b22      	ldr	r3, [pc, #136]	; (5940 <EEPROM_To_RAM+0xdc>)
    58b8:	8019      	strh	r1, [r3, #0]

	g_sys_history.val.vcell_min = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN];
    58ba:	7b11      	ldrb	r1, [r2, #12]
    58bc:	4b21      	ldr	r3, [pc, #132]	; (5944 <EEPROM_To_RAM+0xe0>)
    58be:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min <<=8;
    58c0:	8819      	ldrh	r1, [r3, #0]
    58c2:	0209      	lsls	r1, r1, #8
    58c4:	b289      	uxth	r1, r1
    58c6:	8019      	strh	r1, [r3, #0]
	g_sys_history.val.vcell_min |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1];
    58c8:	8818      	ldrh	r0, [r3, #0]
    58ca:	7b51      	ldrb	r1, [r2, #13]
    58cc:	4301      	orrs	r1, r0
    58ce:	8019      	strh	r1, [r3, #0]
	    
	g_sys_history.val.vcell_max = flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX];
    58d0:	7b91      	ldrb	r1, [r2, #14]
    58d2:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max <<=8;
    58d4:	8859      	ldrh	r1, [r3, #2]
    58d6:	0209      	lsls	r1, r1, #8
    58d8:	b289      	uxth	r1, r1
    58da:	8059      	strh	r1, [r3, #2]
	g_sys_history.val.vcell_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1];
    58dc:	8858      	ldrh	r0, [r3, #2]
    58de:	7bd1      	ldrb	r1, [r2, #15]
    58e0:	4301      	orrs	r1, r0
    58e2:	8059      	strh	r1, [r3, #2]

	g_sys_history.val.bat_temp_min = flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN];
    58e4:	2110      	movs	r1, #16
    58e6:	5651      	ldrsb	r1, [r2, r1]
    58e8:	7119      	strb	r1, [r3, #4]
	g_sys_history.val.bat_temp_max =  flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX];
    58ea:	2111      	movs	r1, #17
    58ec:	5651      	ldrsb	r1, [r2, r1]
    58ee:	7159      	strb	r1, [r3, #5]

	g_sys_history.val.dch_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX];
    58f0:	7c91      	ldrb	r1, [r2, #18]
    58f2:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max <<=8;
    58f4:	88d9      	ldrh	r1, [r3, #6]
    58f6:	b249      	sxtb	r1, r1
    58f8:	0209      	lsls	r1, r1, #8
    58fa:	80d9      	strh	r1, [r3, #6]
	g_sys_history.val.dch_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1];
    58fc:	88d9      	ldrh	r1, [r3, #6]
    58fe:	b209      	sxth	r1, r1
    5900:	7cd0      	ldrb	r0, [r2, #19]
    5902:	4301      	orrs	r1, r0
    5904:	80d9      	strh	r1, [r3, #6]
	    
	g_sys_history.val.chg_cur_max = flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX];
    5906:	7d11      	ldrb	r1, [r2, #20]
    5908:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max <<=8;
    590a:	8919      	ldrh	r1, [r3, #8]
    590c:	b249      	sxtb	r1, r1
    590e:	0209      	lsls	r1, r1, #8
    5910:	8119      	strh	r1, [r3, #8]
	g_sys_history.val.chg_cur_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1];
    5912:	8919      	ldrh	r1, [r3, #8]
    5914:	b209      	sxth	r1, r1
    5916:	7d50      	ldrb	r0, [r2, #21]
    5918:	4301      	orrs	r1, r0
    591a:	8119      	strh	r1, [r3, #8]

	g_sys_history.val.soc_max = flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX];
    591c:	7d91      	ldrb	r1, [r2, #22]
    591e:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max <<=8;
    5920:	8959      	ldrh	r1, [r3, #10]
    5922:	0209      	lsls	r1, r1, #8
    5924:	b289      	uxth	r1, r1
    5926:	8159      	strh	r1, [r3, #10]
	g_sys_history.val.soc_max |=  flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1];
    5928:	8958      	ldrh	r0, [r3, #10]
    592a:	7dd1      	ldrb	r1, [r2, #23]
    592c:	4301      	orrs	r1, r0
    592e:	8159      	strh	r1, [r3, #10]
	    
	g_sys_history.val.pcb_temp_max = flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX];
    5930:	7e12      	ldrb	r2, [r2, #24]
    5932:	b252      	sxtb	r2, r2
    5934:	731a      	strb	r2, [r3, #12]
}
    5936:	4770      	bx	lr
    5938:	20001124 	.word	0x20001124
    593c:	20000f48 	.word	0x20000f48
    5940:	20001010 	.word	0x20001010
    5944:	20001000 	.word	0x20001000

00005948 <EEPROM_Init>:
  * @param  None
  * @retval None
  */

void EEPROM_Init(void)
{
    5948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    flash_ram_buffer[EEPROM_INDEX_BEGIN] = 0xB3;
    594a:	4b2e      	ldr	r3, [pc, #184]	; (5a04 <EEPROM_Init+0xbc>)
    594c:	22b3      	movs	r2, #179	; 0xb3
    594e:	701a      	strb	r2, [r3, #0]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP] = (uint8_t)(cap_update>>8);
    5950:	492d      	ldr	r1, [pc, #180]	; (5a08 <EEPROM_Init+0xc0>)
    5952:	880a      	ldrh	r2, [r1, #0]
    5954:	0a12      	lsrs	r2, r2, #8
    5956:	709a      	strb	r2, [r3, #2]
    flash_ram_buffer[EEPROM_INDEX_FULL_CAP+1] = (uint8_t)(cap_update);
    5958:	880a      	ldrh	r2, [r1, #0]
    595a:	70da      	strb	r2, [r3, #3]
    
    flash_ram_buffer[EEPROM_INDEX_CYCLE] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt>>8);
    595c:	4a2b      	ldr	r2, [pc, #172]	; (5a0c <EEPROM_Init+0xc4>)
    595e:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5960:	0a09      	lsrs	r1, r1, #8
    5962:	7119      	strb	r1, [r3, #4]
    flash_ram_buffer[EEPROM_INDEX_CYCLE+1] = (uint8_t)(g_sys_cap.val.bat_cycle_cnt);
    5964:	8c91      	ldrh	r1, [r2, #36]	; 0x24
    5966:	7159      	strb	r1, [r3, #5]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt>>8);
    5968:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    596a:	0a09      	lsrs	r1, r1, #8
    596c:	7199      	strb	r1, [r3, #6]
    flash_ram_buffer[EEPROM_INDEX_DEEP_DCH_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_dch_cycle_cnt);
    596e:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
    5970:	71d9      	strb	r1, [r3, #7]
    
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt>>8);
    5972:	8d11      	ldrh	r1, [r2, #40]	; 0x28
    5974:	0a09      	lsrs	r1, r1, #8
    5976:	7219      	strb	r1, [r3, #8]
    flash_ram_buffer[EEPROM_INDEX_DEEP_CHG_CYCLE+1] = (uint8_t)(g_sys_cap.val.deep_chg_cycle_cnt);
    5978:	8d12      	ldrh	r2, [r2, #40]	; 0x28
    597a:	725a      	strb	r2, [r3, #9]
    
    //0819
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR] = (uint8_t)(sys_err_flags.VAL>>8);
    597c:	4a24      	ldr	r2, [pc, #144]	; (5a10 <EEPROM_Init+0xc8>)
    597e:	8812      	ldrh	r2, [r2, #0]
    5980:	0a11      	lsrs	r1, r2, #8
    5982:	7299      	strb	r1, [r3, #10]
    flash_ram_buffer[EEPROM_INDEX_SYS_ERR+1] = (uint8_t)(sys_err_flags.VAL);
    5984:	72da      	strb	r2, [r3, #11]
    //20160810新增历史信息
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN] = (uint8_t)(g_sys_history.val.vcell_min>>8);
    5986:	4a23      	ldr	r2, [pc, #140]	; (5a14 <EEPROM_Init+0xcc>)
    5988:	8811      	ldrh	r1, [r2, #0]
    598a:	0a09      	lsrs	r1, r1, #8
    598c:	7319      	strb	r1, [r3, #12]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMIN+1] = (uint8_t)(g_sys_history.val.vcell_min);
    598e:	8811      	ldrh	r1, [r2, #0]
    5990:	7359      	strb	r1, [r3, #13]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX] = (uint8_t)(g_sys_history.val.vcell_max>>8);
    5992:	8851      	ldrh	r1, [r2, #2]
    5994:	0a09      	lsrs	r1, r1, #8
    5996:	7399      	strb	r1, [r3, #14]
    flash_ram_buffer[EEPROM_INDEX_HIS_VCELLMAX+1] = (uint8_t)(g_sys_history.val.vcell_max);
    5998:	8851      	ldrh	r1, [r2, #2]
    599a:	73d9      	strb	r1, [r3, #15]

    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMIN] = (uint8_t)(g_sys_history.val.bat_temp_min);
    599c:	7911      	ldrb	r1, [r2, #4]
    599e:	7419      	strb	r1, [r3, #16]
    flash_ram_buffer[EEPROM_INDEX_HIS_TEMPMAX] = (uint8_t)(g_sys_history.val.bat_temp_max);
    59a0:	7951      	ldrb	r1, [r2, #5]
    59a2:	7459      	strb	r1, [r3, #17]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX] = (uint8_t)(g_sys_history.val.dch_cur_max>>8);
    59a4:	88d1      	ldrh	r1, [r2, #6]
    59a6:	0a09      	lsrs	r1, r1, #8
    59a8:	7499      	strb	r1, [r3, #18]
    flash_ram_buffer[EEPROM_INDEX_HIS_DCHCMAX+1] = (uint8_t)(g_sys_history.val.dch_cur_max);
    59aa:	88d1      	ldrh	r1, [r2, #6]
    59ac:	74d9      	strb	r1, [r3, #19]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX] = (uint8_t)(g_sys_history.val.chg_cur_max>>8);
    59ae:	8911      	ldrh	r1, [r2, #8]
    59b0:	0a09      	lsrs	r1, r1, #8
    59b2:	7519      	strb	r1, [r3, #20]
    flash_ram_buffer[EEPROM_INDEX_HIS_CHGCMAX+1] = (uint8_t)(g_sys_history.val.chg_cur_max);
    59b4:	8911      	ldrh	r1, [r2, #8]
    59b6:	7559      	strb	r1, [r3, #21]
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    59b8:	8951      	ldrh	r1, [r2, #10]
    59ba:	0a09      	lsrs	r1, r1, #8
    59bc:	7599      	strb	r1, [r3, #22]
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    59be:	8951      	ldrh	r1, [r2, #10]
    59c0:	75d9      	strb	r1, [r3, #23]
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    59c2:	7b12      	ldrb	r2, [r2, #12]
    59c4:	b252      	sxtb	r2, r2
    59c6:	1212      	asrs	r2, r2, #8
    59c8:	761a      	strb	r2, [r3, #24]
    59ca:	001a      	movs	r2, r3
    59cc:	3319      	adds	r3, #25
    59ce:	0019      	movs	r1, r3

void EEPROM_Init(void)
{
    uint8_t i;
    uint8_t block_crc;
    block_crc =0;
    59d0:	2300      	movs	r3, #0
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    {
	    block_crc += flash_ram_buffer[i];
    59d2:	7810      	ldrb	r0, [r2, #0]
    59d4:	181b      	adds	r3, r3, r0
    59d6:	b2db      	uxtb	r3, r3
    59d8:	3201      	adds	r2, #1
    
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX] = (uint8_t)(g_sys_history.val.soc_max>>8);
    flash_ram_buffer[EEPROM_INDEX_HIS_SOC_MAX+1] = (uint8_t)(g_sys_history.val.soc_max);
    flash_ram_buffer[EEPROM_INDEX_HIS_PCBTEMPMAX] = (uint8_t)(g_sys_history.val.pcb_temp_max>>8);
    
    for(i=0;i<EEPROM_INDEX_CRC;i++)
    59da:	428a      	cmp	r2, r1
    59dc:	d1f9      	bne.n	59d2 <EEPROM_Init+0x8a>
    {
	    block_crc += flash_ram_buffer[i];
    }
    flash_ram_buffer[EEPROM_INDEX_CRC] = block_crc;
    59de:	4c09      	ldr	r4, [pc, #36]	; (5a04 <EEPROM_Init+0xbc>)
    59e0:	7663      	strb	r3, [r4, #25]
	
	Bsp_Erase_Row(EEPROM_SYS_BEGIN);
    59e2:	4d0d      	ldr	r5, [pc, #52]	; (5a18 <EEPROM_Init+0xd0>)
    59e4:	0028      	movs	r0, r5
    59e6:	4f0d      	ldr	r7, [pc, #52]	; (5a1c <EEPROM_Init+0xd4>)
    59e8:	47b8      	blx	r7
	Bsp_Erase_Row(EEPROM_SYS_BK_BEGIN);
    59ea:	4e0d      	ldr	r6, [pc, #52]	; (5a20 <EEPROM_Init+0xd8>)
    59ec:	0030      	movs	r0, r6
    59ee:	47b8      	blx	r7
	
	Bsp_Write_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    59f0:	221a      	movs	r2, #26
    59f2:	0021      	movs	r1, r4
    59f4:	0028      	movs	r0, r5
    59f6:	4d0b      	ldr	r5, [pc, #44]	; (5a24 <EEPROM_Init+0xdc>)
    59f8:	47a8      	blx	r5
	Bsp_Write_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    59fa:	221a      	movs	r2, #26
    59fc:	0021      	movs	r1, r4
    59fe:	0030      	movs	r0, r6
    5a00:	47a8      	blx	r5

    5a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5a04:	20001124 	.word	0x20001124
    5a08:	20000f80 	.word	0x20000f80
    5a0c:	20000f48 	.word	0x20000f48
    5a10:	20001010 	.word	0x20001010
    5a14:	20001000 	.word	0x20001000
    5a18:	0003fe00 	.word	0x0003fe00
    5a1c:	00005819 	.word	0x00005819
    5a20:	0003ff00 	.word	0x0003ff00
    5a24:	0000582d 	.word	0x0000582d

00005a28 <EEPROM_BACKUP_READ>:
  * @param  None
  * @retval None
  */

void EEPROM_BACKUP_READ(void)
{
    5a28:	b510      	push	{r4, lr}
   uint8_t i;
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a2a:	4c10      	ldr	r4, [pc, #64]	; (5a6c <EEPROM_BACKUP_READ+0x44>)
    5a2c:	221a      	movs	r2, #26
    5a2e:	0021      	movs	r1, r4
    5a30:	480f      	ldr	r0, [pc, #60]	; (5a70 <EEPROM_BACKUP_READ+0x48>)
    5a32:	4b10      	ldr	r3, [pc, #64]	; (5a74 <EEPROM_BACKUP_READ+0x4c>)
    5a34:	4798      	blx	r3
   if(flash_ram_buffer[0] == 0xB3)
    5a36:	7823      	ldrb	r3, [r4, #0]
    5a38:	2bb3      	cmp	r3, #179	; 0xb3
    5a3a:	d113      	bne.n	5a64 <EEPROM_BACKUP_READ+0x3c>
    5a3c:	4a0b      	ldr	r2, [pc, #44]	; (5a6c <EEPROM_BACKUP_READ+0x44>)
    5a3e:	0010      	movs	r0, r2
    5a40:	3019      	adds	r0, #25
    5a42:	2300      	movs	r3, #0
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
	   {
		   block_crc += flash_ram_buffer[i];
    5a44:	7811      	ldrb	r1, [r2, #0]
    5a46:	185b      	adds	r3, r3, r1
    5a48:	b2db      	uxtb	r3, r3
    5a4a:	3201      	adds	r2, #1
   uint8_t block_crc;
   Bsp_Read_Buffer(EEPROM_SYS_BK_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
   if(flash_ram_buffer[0] == 0xB3)
   {
	   block_crc =0;
	   for(i=0;i<EEPROM_INDEX_CRC;i++)
    5a4c:	4282      	cmp	r2, r0
    5a4e:	d1f9      	bne.n	5a44 <EEPROM_BACKUP_READ+0x1c>
	   {
		   block_crc += flash_ram_buffer[i];
	   }
	   if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5a50:	4a06      	ldr	r2, [pc, #24]	; (5a6c <EEPROM_BACKUP_READ+0x44>)
    5a52:	7e52      	ldrb	r2, [r2, #25]
    5a54:	429a      	cmp	r2, r3
    5a56:	d102      	bne.n	5a5e <EEPROM_BACKUP_READ+0x36>
	   {
		   EEPROM_To_RAM();
    5a58:	4b07      	ldr	r3, [pc, #28]	; (5a78 <EEPROM_BACKUP_READ+0x50>)
    5a5a:	4798      	blx	r3
    5a5c:	e004      	b.n	5a68 <EEPROM_BACKUP_READ+0x40>
		   //iap_vision <<=8;
		   //iap_vision |=  DATAEE_BK_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
	   }
	   else
	   {
		   EEPROM_Init();
    5a5e:	4b07      	ldr	r3, [pc, #28]	; (5a7c <EEPROM_BACKUP_READ+0x54>)
    5a60:	4798      	blx	r3
    5a62:	e001      	b.n	5a68 <EEPROM_BACKUP_READ+0x40>
	   }
   }
   else
   {
	   EEPROM_Init();
    5a64:	4b05      	ldr	r3, [pc, #20]	; (5a7c <EEPROM_BACKUP_READ+0x54>)
    5a66:	4798      	blx	r3
   }
}
    5a68:	bd10      	pop	{r4, pc}
    5a6a:	46c0      	nop			; (mov r8, r8)
    5a6c:	20001124 	.word	0x20001124
    5a70:	0003ff00 	.word	0x0003ff00
    5a74:	00005849 	.word	0x00005849
    5a78:	00005865 	.word	0x00005865
    5a7c:	00005949 	.word	0x00005949

00005a80 <SYS_EEPROM_Init>:
  * @param  None
  * @retval None
  */

void SYS_EEPROM_Init(void)
{
    5a80:	b510      	push	{r4, lr}
	uint8_t i;
	uint8_t block_crc;
   
	Bsp_Read_Buffer(EEPROM_SYS_BEGIN,flash_ram_buffer,EEPROM_SYS_DATA_LEN);
    5a82:	4c10      	ldr	r4, [pc, #64]	; (5ac4 <SYS_EEPROM_Init+0x44>)
    5a84:	221a      	movs	r2, #26
    5a86:	0021      	movs	r1, r4
    5a88:	480f      	ldr	r0, [pc, #60]	; (5ac8 <SYS_EEPROM_Init+0x48>)
    5a8a:	4b10      	ldr	r3, [pc, #64]	; (5acc <SYS_EEPROM_Init+0x4c>)
    5a8c:	4798      	blx	r3
	//FLASH块读取
	if(flash_ram_buffer[0] == 0xB3)
    5a8e:	7823      	ldrb	r3, [r4, #0]
    5a90:	2bb3      	cmp	r3, #179	; 0xb3
    5a92:	d113      	bne.n	5abc <SYS_EEPROM_Init+0x3c>
    5a94:	4a0b      	ldr	r2, [pc, #44]	; (5ac4 <SYS_EEPROM_Init+0x44>)
    5a96:	0010      	movs	r0, r2
    5a98:	3019      	adds	r0, #25
    5a9a:	2300      	movs	r3, #0
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
		{
			block_crc += flash_ram_buffer[i];
    5a9c:	7811      	ldrb	r1, [r2, #0]
    5a9e:	185b      	adds	r3, r3, r1
    5aa0:	b2db      	uxtb	r3, r3
    5aa2:	3201      	adds	r2, #1
	if(flash_ram_buffer[0] == 0xB3)
	{
		//判断块1,不正常判断备份块4
		//BLOCK1分配：HEAD+FULLCAp*2+CYCLES*2+CRC
		block_crc =0;
		for(i=0;i<EEPROM_INDEX_CRC;i++)
    5aa4:	4282      	cmp	r2, r0
    5aa6:	d1f9      	bne.n	5a9c <SYS_EEPROM_Init+0x1c>
		{
			block_crc += flash_ram_buffer[i];
		}
		if(block_crc == flash_ram_buffer[EEPROM_INDEX_CRC])
    5aa8:	4a06      	ldr	r2, [pc, #24]	; (5ac4 <SYS_EEPROM_Init+0x44>)
    5aaa:	7e52      	ldrb	r2, [r2, #25]
    5aac:	429a      	cmp	r2, r3
    5aae:	d102      	bne.n	5ab6 <SYS_EEPROM_Init+0x36>
		{
			EEPROM_To_RAM();
    5ab0:	4b07      	ldr	r3, [pc, #28]	; (5ad0 <SYS_EEPROM_Init+0x50>)
    5ab2:	4798      	blx	r3
    5ab4:	e004      	b.n	5ac0 <SYS_EEPROM_Init+0x40>
			//iap_vision <<=8;
			//iap_vision |=  DATAEE_ReadByte(EEPROM_INDEX_VISION+1); //DATAEE_ReadByte
		}
		else
		{
			EEPROM_BACKUP_READ();
    5ab6:	4b07      	ldr	r3, [pc, #28]	; (5ad4 <SYS_EEPROM_Init+0x54>)
    5ab8:	4798      	blx	r3
    5aba:	e001      	b.n	5ac0 <SYS_EEPROM_Init+0x40>
		}

	}
	else
	{
		EEPROM_BACKUP_READ();
    5abc:	4b05      	ldr	r3, [pc, #20]	; (5ad4 <SYS_EEPROM_Init+0x54>)
    5abe:	4798      	blx	r3
	}
}
    5ac0:	bd10      	pop	{r4, pc}
    5ac2:	46c0      	nop			; (mov r8, r8)
    5ac4:	20001124 	.word	0x20001124
    5ac8:	0003fe00 	.word	0x0003fe00
    5acc:	00005849 	.word	0x00005849
    5ad0:	00005865 	.word	0x00005865
    5ad4:	00005a29 	.word	0x00005a29

00005ad8 <Configure_GPIO>:
 */ 

#include "gpio.h"

void Configure_GPIO(void)
{
    5ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
    5ada:	4647      	mov	r7, r8
    5adc:	b480      	push	{r7}
    5ade:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    5ae0:	ac01      	add	r4, sp, #4
    5ae2:	2701      	movs	r7, #1
    5ae4:	7067      	strb	r7, [r4, #1]
	config->powersave  = false;
    5ae6:	2600      	movs	r6, #0
    5ae8:	70a6      	strb	r6, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5aea:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(MCU_STOP_PIN, &pin_conf);
    5aec:	0021      	movs	r1, r4
    5aee:	2029      	movs	r0, #41	; 0x29
    5af0:	4d13      	ldr	r5, [pc, #76]	; (5b40 <Configure_GPIO+0x68>)
    5af2:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5af4:	2382      	movs	r3, #130	; 0x82
    5af6:	05db      	lsls	r3, r3, #23
    5af8:	4698      	mov	r8, r3
    5afa:	3380      	adds	r3, #128	; 0x80
    5afc:	2280      	movs	r2, #128	; 0x80
    5afe:	0092      	lsls	r2, r2, #2
    5b00:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(MCU_STOP_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5b02:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(ID_OUT_PIN, &pin_conf);
    5b04:	0021      	movs	r1, r4
    5b06:	2005      	movs	r0, #5
    5b08:	47a8      	blx	r5
    5b0a:	2320      	movs	r3, #32
    5b0c:	4642      	mov	r2, r8
    5b0e:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(ID_OUT_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    5b10:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(COM_RES_PIN, &pin_conf);
    5b12:	0021      	movs	r1, r4
    5b14:	200b      	movs	r0, #11
    5b16:	47a8      	blx	r5
    5b18:	2380      	movs	r3, #128	; 0x80
    5b1a:	011b      	lsls	r3, r3, #4
    5b1c:	4642      	mov	r2, r8
    5b1e:	6153      	str	r3, [r2, #20]
	port_pin_set_output_level(COM_RES_PIN, false);
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5b20:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_IN_PIN, &pin_conf);
    5b22:	0021      	movs	r1, r4
    5b24:	2004      	movs	r0, #4
    5b26:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5b28:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(ID_END_PIN, &pin_conf);
    5b2a:	0021      	movs	r1, r4
    5b2c:	2006      	movs	r0, #6
    5b2e:	47a8      	blx	r5
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    5b30:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SOV_PIN, &pin_conf);
    5b32:	0021      	movs	r1, r4
    5b34:	2024      	movs	r0, #36	; 0x24
    5b36:	47a8      	blx	r5
	
    5b38:	b002      	add	sp, #8
    5b3a:	bc04      	pop	{r2}
    5b3c:	4690      	mov	r8, r2
    5b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5b40:	00008d19 	.word	0x00008d19

00005b44 <His_Data_Save>:
******************************************************************************/
void His_Data_Save(void)
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
    5b44:	4b6b      	ldr	r3, [pc, #428]	; (5cf4 <His_Data_Save+0x1b0>)
    5b46:	881b      	ldrh	r3, [r3, #0]
    5b48:	b29b      	uxth	r3, r3
    5b4a:	4a6b      	ldr	r2, [pc, #428]	; (5cf8 <His_Data_Save+0x1b4>)
    5b4c:	8812      	ldrh	r2, [r2, #0]
    5b4e:	429a      	cmp	r2, r3
    5b50:	d20c      	bcs.n	5b6c <His_Data_Save+0x28>
	{
		his_vcell_min_delay++;
    5b52:	4b6a      	ldr	r3, [pc, #424]	; (5cfc <His_Data_Save+0x1b8>)
    5b54:	781b      	ldrb	r3, [r3, #0]
    5b56:	3301      	adds	r3, #1
    5b58:	b2db      	uxtb	r3, r3
		if(his_vcell_min_delay >10)
    5b5a:	2b0a      	cmp	r3, #10
    5b5c:	d802      	bhi.n	5b64 <His_Data_Save+0x20>
{
	static uint16_t last_SYS_ERR_FLAGS_VAL=0;
	//CELL_MIN
	if(nADC_CELL_MIN<g_sys_history.val.vcell_min)
	{
		his_vcell_min_delay++;
    5b5e:	4a67      	ldr	r2, [pc, #412]	; (5cfc <His_Data_Save+0x1b8>)
    5b60:	7013      	strb	r3, [r2, #0]
    5b62:	e006      	b.n	5b72 <His_Data_Save+0x2e>
		if(his_vcell_min_delay >10)
		{
			his_vcell_min_delay =0;
    5b64:	2200      	movs	r2, #0
    5b66:	4b65      	ldr	r3, [pc, #404]	; (5cfc <His_Data_Save+0x1b8>)
    5b68:	701a      	strb	r2, [r3, #0]
    5b6a:	e002      	b.n	5b72 <His_Data_Save+0x2e>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMIN,nADC_CELL_MIN,1);
		}
	}
	else
	{
		his_vcell_min_delay =0;
    5b6c:	2200      	movs	r2, #0
    5b6e:	4b63      	ldr	r3, [pc, #396]	; (5cfc <His_Data_Save+0x1b8>)
    5b70:	701a      	strb	r2, [r3, #0]
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
    5b72:	4b60      	ldr	r3, [pc, #384]	; (5cf4 <His_Data_Save+0x1b0>)
    5b74:	885b      	ldrh	r3, [r3, #2]
    5b76:	b29b      	uxth	r3, r3
    5b78:	4a61      	ldr	r2, [pc, #388]	; (5d00 <His_Data_Save+0x1bc>)
    5b7a:	8812      	ldrh	r2, [r2, #0]
    5b7c:	429a      	cmp	r2, r3
    5b7e:	d90c      	bls.n	5b9a <His_Data_Save+0x56>
	{
		his_vcell_max_delay++;
    5b80:	4b60      	ldr	r3, [pc, #384]	; (5d04 <His_Data_Save+0x1c0>)
    5b82:	781b      	ldrb	r3, [r3, #0]
    5b84:	3301      	adds	r3, #1
    5b86:	b2db      	uxtb	r3, r3
		if(his_vcell_max_delay >10)
    5b88:	2b0a      	cmp	r3, #10
    5b8a:	d802      	bhi.n	5b92 <His_Data_Save+0x4e>
		his_vcell_min_delay =0;
	}
	//CELL_MAX
	if(nADC_CELL_MAX>g_sys_history.val.vcell_max)
	{
		his_vcell_max_delay++;
    5b8c:	4a5d      	ldr	r2, [pc, #372]	; (5d04 <His_Data_Save+0x1c0>)
    5b8e:	7013      	strb	r3, [r2, #0]
    5b90:	e006      	b.n	5ba0 <His_Data_Save+0x5c>
		if(his_vcell_max_delay >10)
		{
			his_vcell_max_delay =0;
    5b92:	2200      	movs	r2, #0
    5b94:	4b5b      	ldr	r3, [pc, #364]	; (5d04 <His_Data_Save+0x1c0>)
    5b96:	701a      	strb	r2, [r3, #0]
    5b98:	e002      	b.n	5ba0 <His_Data_Save+0x5c>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_VCELLMAX,nADC_CELL_MAX,1);
		}
	}
	else
	{
		his_vcell_max_delay =0;
    5b9a:	2200      	movs	r2, #0
    5b9c:	4b59      	ldr	r3, [pc, #356]	; (5d04 <His_Data_Save+0x1c0>)
    5b9e:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
    5ba0:	4b54      	ldr	r3, [pc, #336]	; (5cf4 <His_Data_Save+0x1b0>)
    5ba2:	791b      	ldrb	r3, [r3, #4]
    5ba4:	b25b      	sxtb	r3, r3
    5ba6:	4a58      	ldr	r2, [pc, #352]	; (5d08 <His_Data_Save+0x1c4>)
    5ba8:	7812      	ldrb	r2, [r2, #0]
    5baa:	b252      	sxtb	r2, r2
    5bac:	429a      	cmp	r2, r3
    5bae:	da0c      	bge.n	5bca <His_Data_Save+0x86>
	{
		his_bat_temp_min_delay++;
    5bb0:	4b56      	ldr	r3, [pc, #344]	; (5d0c <His_Data_Save+0x1c8>)
    5bb2:	781b      	ldrb	r3, [r3, #0]
    5bb4:	3301      	adds	r3, #1
    5bb6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_min_delay >10)
    5bb8:	2b0a      	cmp	r3, #10
    5bba:	d802      	bhi.n	5bc2 <His_Data_Save+0x7e>
		his_vcell_max_delay =0;
	}
	//BAT_TEMPERTURE_MIN
	if(nADC_TMONI_BAT_MIN<g_sys_history.val.bat_temp_min)
	{
		his_bat_temp_min_delay++;
    5bbc:	4a53      	ldr	r2, [pc, #332]	; (5d0c <His_Data_Save+0x1c8>)
    5bbe:	7013      	strb	r3, [r2, #0]
    5bc0:	e006      	b.n	5bd0 <His_Data_Save+0x8c>
		if(his_bat_temp_min_delay >10)
		{
			his_bat_temp_min_delay =0;
    5bc2:	2200      	movs	r2, #0
    5bc4:	4b51      	ldr	r3, [pc, #324]	; (5d0c <His_Data_Save+0x1c8>)
    5bc6:	701a      	strb	r2, [r3, #0]
    5bc8:	e002      	b.n	5bd0 <His_Data_Save+0x8c>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMIN,nADC_TMONI_BAT_MIN,0);
		}
	}
	else
	{
		his_bat_temp_min_delay =0;
    5bca:	2200      	movs	r2, #0
    5bcc:	4b4f      	ldr	r3, [pc, #316]	; (5d0c <His_Data_Save+0x1c8>)
    5bce:	701a      	strb	r2, [r3, #0]
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
    5bd0:	4b48      	ldr	r3, [pc, #288]	; (5cf4 <His_Data_Save+0x1b0>)
    5bd2:	795b      	ldrb	r3, [r3, #5]
    5bd4:	b25b      	sxtb	r3, r3
    5bd6:	4a4e      	ldr	r2, [pc, #312]	; (5d10 <His_Data_Save+0x1cc>)
    5bd8:	7812      	ldrb	r2, [r2, #0]
    5bda:	b252      	sxtb	r2, r2
    5bdc:	429a      	cmp	r2, r3
    5bde:	dd0c      	ble.n	5bfa <His_Data_Save+0xb6>
	{
		his_bat_temp_max_delay++;
    5be0:	4b4c      	ldr	r3, [pc, #304]	; (5d14 <His_Data_Save+0x1d0>)
    5be2:	781b      	ldrb	r3, [r3, #0]
    5be4:	3301      	adds	r3, #1
    5be6:	b2db      	uxtb	r3, r3
		if(his_bat_temp_max_delay >10)
    5be8:	2b0a      	cmp	r3, #10
    5bea:	d802      	bhi.n	5bf2 <His_Data_Save+0xae>
		his_bat_temp_min_delay =0;
	}
	//BAT_TEMPERTURE_MAX
	if(nADC_TMONI_BAT_MAX>g_sys_history.val.bat_temp_max)
	{
		his_bat_temp_max_delay++;
    5bec:	4a49      	ldr	r2, [pc, #292]	; (5d14 <His_Data_Save+0x1d0>)
    5bee:	7013      	strb	r3, [r2, #0]
    5bf0:	e006      	b.n	5c00 <His_Data_Save+0xbc>
		if(his_bat_temp_max_delay >10)
		{
			his_bat_temp_max_delay =0;
    5bf2:	2200      	movs	r2, #0
    5bf4:	4b47      	ldr	r3, [pc, #284]	; (5d14 <His_Data_Save+0x1d0>)
    5bf6:	701a      	strb	r2, [r3, #0]
    5bf8:	e002      	b.n	5c00 <His_Data_Save+0xbc>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_TEMPMAX,nADC_TMONI_BAT_MAX,0);
		}
	}
	else
	{
		his_bat_temp_max_delay =0;
    5bfa:	2200      	movs	r2, #0
    5bfc:	4b45      	ldr	r3, [pc, #276]	; (5d14 <His_Data_Save+0x1d0>)
    5bfe:	701a      	strb	r2, [r3, #0]
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
    5c00:	4b3c      	ldr	r3, [pc, #240]	; (5cf4 <His_Data_Save+0x1b0>)
    5c02:	88da      	ldrh	r2, [r3, #6]
    5c04:	b212      	sxth	r2, r2
    5c06:	4b44      	ldr	r3, [pc, #272]	; (5d18 <His_Data_Save+0x1d4>)
    5c08:	2100      	movs	r1, #0
    5c0a:	5e5b      	ldrsh	r3, [r3, r1]
    5c0c:	429a      	cmp	r2, r3
    5c0e:	dd0e      	ble.n	5c2e <His_Data_Save+0xea>
    5c10:	2b00      	cmp	r3, #0
    5c12:	da0c      	bge.n	5c2e <His_Data_Save+0xea>
	{
		his_dch_cur_max_delay++;
    5c14:	4a41      	ldr	r2, [pc, #260]	; (5d1c <His_Data_Save+0x1d8>)
    5c16:	7812      	ldrb	r2, [r2, #0]
    5c18:	3201      	adds	r2, #1
    5c1a:	b2d2      	uxtb	r2, r2
		if(his_dch_cur_max_delay >10)
    5c1c:	2a0a      	cmp	r2, #10
    5c1e:	d802      	bhi.n	5c26 <His_Data_Save+0xe2>
	}
	
	//DCH_CURRENT_MAX
	if((nADC_CURRENT<g_sys_history.val.dch_cur_max)&&(nADC_CURRENT<0))
	{
		his_dch_cur_max_delay++;
    5c20:	493e      	ldr	r1, [pc, #248]	; (5d1c <His_Data_Save+0x1d8>)
    5c22:	700a      	strb	r2, [r1, #0]
    5c24:	e006      	b.n	5c34 <His_Data_Save+0xf0>
		if(his_dch_cur_max_delay >10)
		{
			his_dch_cur_max_delay =0;
    5c26:	2100      	movs	r1, #0
    5c28:	4a3c      	ldr	r2, [pc, #240]	; (5d1c <His_Data_Save+0x1d8>)
    5c2a:	7011      	strb	r1, [r2, #0]
    5c2c:	e002      	b.n	5c34 <His_Data_Save+0xf0>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_DCHCMAX,nADC_CURRENT,1);
		}
	}
	else
	{
		his_dch_cur_max_delay =0;
    5c2e:	2100      	movs	r1, #0
    5c30:	4a3a      	ldr	r2, [pc, #232]	; (5d1c <His_Data_Save+0x1d8>)
    5c32:	7011      	strb	r1, [r2, #0]
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
    5c34:	4a2f      	ldr	r2, [pc, #188]	; (5cf4 <His_Data_Save+0x1b0>)
    5c36:	8912      	ldrh	r2, [r2, #8]
    5c38:	b212      	sxth	r2, r2
    5c3a:	4293      	cmp	r3, r2
    5c3c:	dd0e      	ble.n	5c5c <His_Data_Save+0x118>
    5c3e:	2b00      	cmp	r3, #0
    5c40:	dd0c      	ble.n	5c5c <His_Data_Save+0x118>
	{
		his_chg_cur_max_delay++;
    5c42:	4b37      	ldr	r3, [pc, #220]	; (5d20 <His_Data_Save+0x1dc>)
    5c44:	781b      	ldrb	r3, [r3, #0]
    5c46:	3301      	adds	r3, #1
    5c48:	b2db      	uxtb	r3, r3
		if(his_chg_cur_max_delay >10)
    5c4a:	2b0a      	cmp	r3, #10
    5c4c:	d802      	bhi.n	5c54 <His_Data_Save+0x110>
	}
	
	//CHG_CURRENT_MAX
	if((nADC_CURRENT>g_sys_history.val.chg_cur_max)&&(nADC_CURRENT>0))
	{
		his_chg_cur_max_delay++;
    5c4e:	4a34      	ldr	r2, [pc, #208]	; (5d20 <His_Data_Save+0x1dc>)
    5c50:	7013      	strb	r3, [r2, #0]
    5c52:	e006      	b.n	5c62 <His_Data_Save+0x11e>
		if(his_chg_cur_max_delay >10)
		{
			his_chg_cur_max_delay =0;
    5c54:	2200      	movs	r2, #0
    5c56:	4b32      	ldr	r3, [pc, #200]	; (5d20 <His_Data_Save+0x1dc>)
    5c58:	701a      	strb	r2, [r3, #0]
    5c5a:	e002      	b.n	5c62 <His_Data_Save+0x11e>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_CHGCMAX,nADC_CURRENT,1);
		}
	}
	else
	{
		his_chg_cur_max_delay =0;
    5c5c:	2200      	movs	r2, #0
    5c5e:	4b30      	ldr	r3, [pc, #192]	; (5d20 <His_Data_Save+0x1dc>)
    5c60:	701a      	strb	r2, [r3, #0]
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
    5c62:	4b30      	ldr	r3, [pc, #192]	; (5d24 <His_Data_Save+0x1e0>)
    5c64:	881b      	ldrh	r3, [r3, #0]
    5c66:	4a23      	ldr	r2, [pc, #140]	; (5cf4 <His_Data_Save+0x1b0>)
    5c68:	8952      	ldrh	r2, [r2, #10]
    5c6a:	b29b      	uxth	r3, r3
    5c6c:	4293      	cmp	r3, r2
    5c6e:	d90c      	bls.n	5c8a <His_Data_Save+0x146>
	{
		his_soc_delay++;
    5c70:	4b2d      	ldr	r3, [pc, #180]	; (5d28 <His_Data_Save+0x1e4>)
    5c72:	781b      	ldrb	r3, [r3, #0]
    5c74:	3301      	adds	r3, #1
    5c76:	b2db      	uxtb	r3, r3
		if(his_soc_delay >10)
    5c78:	2b0a      	cmp	r3, #10
    5c7a:	d802      	bhi.n	5c82 <His_Data_Save+0x13e>
	}
	
	//SOC
	if(g_sys_cap.val.full_cap>g_sys_history.val.soc_max)
	{
		his_soc_delay++;
    5c7c:	4a2a      	ldr	r2, [pc, #168]	; (5d28 <His_Data_Save+0x1e4>)
    5c7e:	7013      	strb	r3, [r2, #0]
    5c80:	e006      	b.n	5c90 <His_Data_Save+0x14c>
		if(his_soc_delay >10)
		{
			his_soc_delay =0;
    5c82:	2200      	movs	r2, #0
    5c84:	4b28      	ldr	r3, [pc, #160]	; (5d28 <His_Data_Save+0x1e4>)
    5c86:	701a      	strb	r2, [r3, #0]
    5c88:	e002      	b.n	5c90 <His_Data_Save+0x14c>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_SOC_MAX,g_sys_cap.val.full_cap,1);
		}
	}
	else
	{
		his_soc_delay =0;
    5c8a:	2200      	movs	r2, #0
    5c8c:	4b26      	ldr	r3, [pc, #152]	; (5d28 <His_Data_Save+0x1e4>)
    5c8e:	701a      	strb	r2, [r3, #0]
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
    5c90:	4b18      	ldr	r3, [pc, #96]	; (5cf4 <His_Data_Save+0x1b0>)
    5c92:	7b1b      	ldrb	r3, [r3, #12]
    5c94:	b25b      	sxtb	r3, r3
    5c96:	4a25      	ldr	r2, [pc, #148]	; (5d2c <His_Data_Save+0x1e8>)
    5c98:	7812      	ldrb	r2, [r2, #0]
    5c9a:	b252      	sxtb	r2, r2
    5c9c:	429a      	cmp	r2, r3
    5c9e:	dd0c      	ble.n	5cba <His_Data_Save+0x176>
	{
		his_pcb_temp_max_delay++;
    5ca0:	4b23      	ldr	r3, [pc, #140]	; (5d30 <His_Data_Save+0x1ec>)
    5ca2:	781b      	ldrb	r3, [r3, #0]
    5ca4:	3301      	adds	r3, #1
    5ca6:	b2db      	uxtb	r3, r3
		if(his_pcb_temp_max_delay >10)
    5ca8:	2b0a      	cmp	r3, #10
    5caa:	d802      	bhi.n	5cb2 <His_Data_Save+0x16e>
	}
	
	//PCB_TEMPERTURE_MAX
	if(nADC_TMONI_PCB_MAX>g_sys_history.val.pcb_temp_max)
	{
		his_pcb_temp_max_delay++;
    5cac:	4a20      	ldr	r2, [pc, #128]	; (5d30 <His_Data_Save+0x1ec>)
    5cae:	7013      	strb	r3, [r2, #0]
    5cb0:	e006      	b.n	5cc0 <His_Data_Save+0x17c>
		if(his_pcb_temp_max_delay >10)
		{
			his_pcb_temp_max_delay =0;
    5cb2:	2200      	movs	r2, #0
    5cb4:	4b1e      	ldr	r3, [pc, #120]	; (5d30 <His_Data_Save+0x1ec>)
    5cb6:	701a      	strb	r2, [r3, #0]
    5cb8:	e002      	b.n	5cc0 <His_Data_Save+0x17c>
			//EEPROM_Write_DATA(EEPROM_INDEX_HIS_PCBTEMPMAX,nADC_TMONI_PCB_MAX,1);
		}
	}
	else
	{
		his_pcb_temp_max_delay =0;
    5cba:	2200      	movs	r2, #0
    5cbc:	4b1c      	ldr	r3, [pc, #112]	; (5d30 <His_Data_Save+0x1ec>)
    5cbe:	701a      	strb	r2, [r3, #0]
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
    5cc0:	4b1c      	ldr	r3, [pc, #112]	; (5d34 <His_Data_Save+0x1f0>)
    5cc2:	881a      	ldrh	r2, [r3, #0]
    5cc4:	4b1c      	ldr	r3, [pc, #112]	; (5d38 <His_Data_Save+0x1f4>)
    5cc6:	881b      	ldrh	r3, [r3, #0]
    5cc8:	4293      	cmp	r3, r2
    5cca:	d00e      	beq.n	5cea <His_Data_Save+0x1a6>
	{
		his_sys_err_flags_delay++;
    5ccc:	4b1b      	ldr	r3, [pc, #108]	; (5d3c <His_Data_Save+0x1f8>)
    5cce:	781b      	ldrb	r3, [r3, #0]
    5cd0:	3301      	adds	r3, #1
    5cd2:	b2db      	uxtb	r3, r3
		if(his_sys_err_flags_delay>10)
    5cd4:	2b0a      	cmp	r3, #10
    5cd6:	d802      	bhi.n	5cde <His_Data_Save+0x19a>
	}
	
	//SYS_ERR_FLAGS   xxy0819
	if(last_SYS_ERR_FLAGS_VAL!=sys_err_flags.VAL)
	{
		his_sys_err_flags_delay++;
    5cd8:	4a18      	ldr	r2, [pc, #96]	; (5d3c <His_Data_Save+0x1f8>)
    5cda:	7013      	strb	r3, [r2, #0]
    5cdc:	e008      	b.n	5cf0 <His_Data_Save+0x1ac>
		if(his_sys_err_flags_delay>10)
		{
			his_sys_err_flags_delay=0;
    5cde:	2100      	movs	r1, #0
    5ce0:	4b16      	ldr	r3, [pc, #88]	; (5d3c <His_Data_Save+0x1f8>)
    5ce2:	7019      	strb	r1, [r3, #0]
			last_SYS_ERR_FLAGS_VAL=sys_err_flags.VAL;
    5ce4:	4b14      	ldr	r3, [pc, #80]	; (5d38 <His_Data_Save+0x1f4>)
    5ce6:	801a      	strh	r2, [r3, #0]
    5ce8:	e002      	b.n	5cf0 <His_Data_Save+0x1ac>
			
		}
	}
	else
	{
		his_sys_err_flags_delay=0;
    5cea:	2200      	movs	r2, #0
    5cec:	4b13      	ldr	r3, [pc, #76]	; (5d3c <His_Data_Save+0x1f8>)
    5cee:	701a      	strb	r2, [r3, #0]
	}
}
    5cf0:	4770      	bx	lr
    5cf2:	46c0      	nop			; (mov r8, r8)
    5cf4:	20001000 	.word	0x20001000
    5cf8:	20000f42 	.word	0x20000f42
    5cfc:	2000022c 	.word	0x2000022c
    5d00:	20000f7c 	.word	0x20000f7c
    5d04:	20000223 	.word	0x20000223
    5d08:	20000e84 	.word	0x20000e84
    5d0c:	20000229 	.word	0x20000229
    5d10:	20001114 	.word	0x20001114
    5d14:	20000222 	.word	0x20000222
    5d18:	20000faa 	.word	0x20000faa
    5d1c:	20000221 	.word	0x20000221
    5d20:	2000022a 	.word	0x2000022a
    5d24:	20000f48 	.word	0x20000f48
    5d28:	20000224 	.word	0x20000224
    5d2c:	20001120 	.word	0x20001120
    5d30:	20000225 	.word	0x20000225
    5d34:	20001010 	.word	0x20001010
    5d38:	20000226 	.word	0x20000226
    5d3c:	20000228 	.word	0x20000228

00005d40 <Read_Time_or_mAh>:
		}
	}
}

uint32_t Read_Time_or_mAh(uint8_t type) 
{
    5d40:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d42:	464f      	mov	r7, r9
    5d44:	b480      	push	{r7}
    5d46:	b084      	sub	sp, #16
    5d48:	0004      	movs	r4, r0
	uint32_t address = DCH_FLAG_START;
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
    5d4a:	2208      	movs	r2, #8
    5d4c:	2100      	movs	r1, #0
    5d4e:	a802      	add	r0, sp, #8
    5d50:	4b37      	ldr	r3, [pc, #220]	; (5e30 <Read_Time_or_mAh+0xf0>)
    5d52:	4798      	blx	r3
	switch(type)    //根据类型区分地址
    5d54:	2c02      	cmp	r4, #2
    5d56:	d002      	beq.n	5d5e <Read_Time_or_mAh+0x1e>
    5d58:	2c03      	cmp	r4, #3
    5d5a:	d002      	beq.n	5d62 <Read_Time_or_mAh+0x22>
    5d5c:	e003      	b.n	5d66 <Read_Time_or_mAh+0x26>
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
		case CHG_FLAG: address = CHG_FLAG_START;break;
    5d5e:	4e35      	ldr	r6, [pc, #212]	; (5e34 <Read_Time_or_mAh+0xf4>)
    5d60:	e002      	b.n	5d68 <Read_Time_or_mAh+0x28>
		case TIME_FLAG: address = TIME_FLAG_START;break;
    5d62:	4e35      	ldr	r6, [pc, #212]	; (5e38 <Read_Time_or_mAh+0xf8>)
    5d64:	e000      	b.n	5d68 <Read_Time_or_mAh+0x28>
	uint32_t val_temp = 0;
	uint8_t i = 0;
	uint8_t buff[8] = {0};
	switch(type)    //根据类型区分地址
	{
		case DCH_FLAG: address = DCH_FLAG_START;break;
    5d66:	4e35      	ldr	r6, [pc, #212]	; (5e3c <Read_Time_or_mAh+0xfc>)
		case CHG_FLAG: address = CHG_FLAG_START;break;
		case TIME_FLAG: address = TIME_FLAG_START;break;
		default:address = DCH_FLAG_START;break;
	}
	Bsp_Read_Buffer(address,buff,8);// 第一字节为FF表示无数据  第二字节无效  第 3 4 5 6 为32位数据 7 8 字节无效
    5d68:	2208      	movs	r2, #8
    5d6a:	a902      	add	r1, sp, #8
    5d6c:	0030      	movs	r0, r6
    5d6e:	4b34      	ldr	r3, [pc, #208]	; (5e40 <Read_Time_or_mAh+0x100>)
    5d70:	4798      	blx	r3
	if (buff[0] == 0xff)
    5d72:	ab02      	add	r3, sp, #8
    5d74:	781b      	ldrb	r3, [r3, #0]
    5d76:	2400      	movs	r4, #0
    5d78:	2bff      	cmp	r3, #255	; 0xff
    5d7a:	d12f      	bne.n	5ddc <Read_Time_or_mAh+0x9c>
	{
		address = address + 256;
    5d7c:	1c75      	adds	r5, r6, #1
    5d7e:	35ff      	adds	r5, #255	; 0xff
		Bsp_Read_Buffer(address,buff,8);
    5d80:	2208      	movs	r2, #8
    5d82:	a902      	add	r1, sp, #8
    5d84:	0028      	movs	r0, r5
    5d86:	4b2e      	ldr	r3, [pc, #184]	; (5e40 <Read_Time_or_mAh+0x100>)
    5d88:	4798      	blx	r3
		if (buff[0] == 0xff)
    5d8a:	ab02      	add	r3, sp, #8
    5d8c:	781b      	ldrb	r3, [r3, #0]
    5d8e:	2bff      	cmp	r3, #255	; 0xff
    5d90:	d039      	beq.n	5e06 <Read_Time_or_mAh+0xc6>
    5d92:	2700      	movs	r7, #0
		}
		else
		{
			for (i=0;i<32;i++)
			{
				Bsp_Read_Buffer(address+(i<<3),buff,8);
    5d94:	4b2a      	ldr	r3, [pc, #168]	; (5e40 <Read_Time_or_mAh+0x100>)
    5d96:	4699      	mov	r9, r3
    5d98:	9701      	str	r7, [sp, #4]
    5d9a:	00f8      	lsls	r0, r7, #3
    5d9c:	1940      	adds	r0, r0, r5
    5d9e:	2208      	movs	r2, #8
    5da0:	a902      	add	r1, sp, #8
    5da2:	47c8      	blx	r9
				if (buff[0] == 0xff)
    5da4:	ab02      	add	r3, sp, #8
    5da6:	781b      	ldrb	r3, [r3, #0]
    5da8:	2bff      	cmp	r3, #255	; 0xff
    5daa:	d10a      	bne.n	5dc2 <Read_Time_or_mAh+0x82>
				{
					Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5dac:	9801      	ldr	r0, [sp, #4]
    5dae:	3801      	subs	r0, #1
    5db0:	00c0      	lsls	r0, r0, #3
    5db2:	1940      	adds	r0, r0, r5
    5db4:	2208      	movs	r2, #8
    5db6:	a902      	add	r1, sp, #8
    5db8:	4b21      	ldr	r3, [pc, #132]	; (5e40 <Read_Time_or_mAh+0x100>)
    5dba:	4798      	blx	r3
					break;
				}
			}
			if (i == 32)
    5dbc:	2c20      	cmp	r4, #32
    5dbe:	d122      	bne.n	5e06 <Read_Time_or_mAh+0xc6>
    5dc0:	e004      	b.n	5dcc <Read_Time_or_mAh+0x8c>
		{
			//flash没数据 重新初始化
		}
		else
		{
			for (i=0;i<32;i++)
    5dc2:	3401      	adds	r4, #1
    5dc4:	b2e4      	uxtb	r4, r4
    5dc6:	3701      	adds	r7, #1
    5dc8:	2c20      	cmp	r4, #32
    5dca:	d1e5      	bne.n	5d98 <Read_Time_or_mAh+0x58>
					break;
				}
			}
			if (i == 32)
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5dcc:	0030      	movs	r0, r6
    5dce:	30f9      	adds	r0, #249	; 0xf9
    5dd0:	30ff      	adds	r0, #255	; 0xff
    5dd2:	2208      	movs	r2, #8
    5dd4:	a902      	add	r1, sp, #8
    5dd6:	4b1a      	ldr	r3, [pc, #104]	; (5e40 <Read_Time_or_mAh+0x100>)
    5dd8:	4798      	blx	r3
    5dda:	e014      	b.n	5e06 <Read_Time_or_mAh+0xc6>
	}
	else
	{
		for (i=0;i<64;i++)
		{
			Bsp_Read_Buffer(address+(i<<3),buff,8);
    5ddc:	4f18      	ldr	r7, [pc, #96]	; (5e40 <Read_Time_or_mAh+0x100>)
    5dde:	00e0      	lsls	r0, r4, #3
    5de0:	1980      	adds	r0, r0, r6
    5de2:	2208      	movs	r2, #8
    5de4:	a902      	add	r1, sp, #8
    5de6:	47b8      	blx	r7
			if (buff[0] == 0xff)
    5de8:	ab02      	add	r3, sp, #8
    5dea:	781b      	ldrb	r3, [r3, #0]
    5dec:	2bff      	cmp	r3, #255	; 0xff
    5dee:	d107      	bne.n	5e00 <Read_Time_or_mAh+0xc0>
			{
				Bsp_Read_Buffer(address+((i-1)<<3),buff,8);
    5df0:	1e60      	subs	r0, r4, #1
    5df2:	00c0      	lsls	r0, r0, #3
    5df4:	1980      	adds	r0, r0, r6
    5df6:	2208      	movs	r2, #8
    5df8:	a902      	add	r1, sp, #8
    5dfa:	4b11      	ldr	r3, [pc, #68]	; (5e40 <Read_Time_or_mAh+0x100>)
    5dfc:	4798      	blx	r3
				break;
    5dfe:	e002      	b.n	5e06 <Read_Time_or_mAh+0xc6>
    5e00:	3401      	adds	r4, #1
			}
		}
	}
	else
	{
		for (i=0;i<64;i++)
    5e02:	2c40      	cmp	r4, #64	; 0x40
    5e04:	d1eb      	bne.n	5dde <Read_Time_or_mAh+0x9e>
				break;
			}
		}
	}
	
	val_temp = buff[2]<<24 | buff[3]<<16 | buff[4]<<8 | buff[5];
    5e06:	ab02      	add	r3, sp, #8
    5e08:	7898      	ldrb	r0, [r3, #2]
    5e0a:	0600      	lsls	r0, r0, #24
    5e0c:	78db      	ldrb	r3, [r3, #3]
    5e0e:	041b      	lsls	r3, r3, #16
    5e10:	4318      	orrs	r0, r3
    5e12:	ab02      	add	r3, sp, #8
    5e14:	795b      	ldrb	r3, [r3, #5]
    5e16:	4318      	orrs	r0, r3
    5e18:	ab02      	add	r3, sp, #8
    5e1a:	791b      	ldrb	r3, [r3, #4]
    5e1c:	021b      	lsls	r3, r3, #8
    5e1e:	4318      	orrs	r0, r3
	if(val_temp == 0XFFFFFFFF) val_temp = 0;
    5e20:	1c43      	adds	r3, r0, #1
    5e22:	d100      	bne.n	5e26 <Read_Time_or_mAh+0xe6>
    5e24:	2000      	movs	r0, #0
	
	return val_temp;
}
    5e26:	b004      	add	sp, #16
    5e28:	bc04      	pop	{r2}
    5e2a:	4691      	mov	r9, r2
    5e2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e2e:	46c0      	nop			; (mov r8, r8)
    5e30:	0000a2bf 	.word	0x0000a2bf
    5e34:	0003f900 	.word	0x0003f900
    5e38:	0003fb00 	.word	0x0003fb00
    5e3c:	0003f700 	.word	0x0003f700
    5e40:	00005849 	.word	0x00005849

00005e44 <Time_update>:

void Time_update(void)
{
	static uint8_t cal_ms = 0;
	cal_ms++;
    5e44:	4b0b      	ldr	r3, [pc, #44]	; (5e74 <Time_update+0x30>)
    5e46:	781b      	ldrb	r3, [r3, #0]
    5e48:	3301      	adds	r3, #1
    5e4a:	b2db      	uxtb	r3, r3
	if (cal_ms >= 4)
    5e4c:	2b03      	cmp	r3, #3
    5e4e:	d802      	bhi.n	5e56 <Time_update+0x12>
}

void Time_update(void)
{
	static uint8_t cal_ms = 0;
	cal_ms++;
    5e50:	4a08      	ldr	r2, [pc, #32]	; (5e74 <Time_update+0x30>)
    5e52:	7013      	strb	r3, [r2, #0]
    5e54:	e00d      	b.n	5e72 <Time_update+0x2e>
	if (cal_ms >= 4)
	{
		cal_ms = 0;
    5e56:	2200      	movs	r2, #0
    5e58:	4b06      	ldr	r3, [pc, #24]	; (5e74 <Time_update+0x30>)
    5e5a:	701a      	strb	r2, [r3, #0]
		Time_Val++;
    5e5c:	4a06      	ldr	r2, [pc, #24]	; (5e78 <Time_update+0x34>)
    5e5e:	6813      	ldr	r3, [r2, #0]
    5e60:	3301      	adds	r3, #1
    5e62:	6013      	str	r3, [r2, #0]
		if (Time_Val - Time_Val_Bak >= 60)
    5e64:	4a05      	ldr	r2, [pc, #20]	; (5e7c <Time_update+0x38>)
    5e66:	6812      	ldr	r2, [r2, #0]
    5e68:	1a9a      	subs	r2, r3, r2
    5e6a:	2a3b      	cmp	r2, #59	; 0x3b
    5e6c:	d901      	bls.n	5e72 <Time_update+0x2e>
		{
			//Write_Time_or_mAh(Time_Val,TIME_FLAG);
			Time_Val_Bak = Time_Val;
    5e6e:	4a03      	ldr	r2, [pc, #12]	; (5e7c <Time_update+0x38>)
    5e70:	6013      	str	r3, [r2, #0]
		}
	}
}
    5e72:	4770      	bx	lr
    5e74:	2000022b 	.word	0x2000022b
    5e78:	20000f98 	.word	0x20000f98
    5e7c:	20000f38 	.word	0x20000f38

00005e80 <PowerOn_Init>:
  * @param  None
  * @retval None
  */

void PowerOn_Init(void)
{
    5e80:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e82:	4657      	mov	r7, sl
    5e84:	464e      	mov	r6, r9
    5e86:	4645      	mov	r5, r8
    5e88:	b4e0      	push	{r5, r6, r7}
    5e8a:	2482      	movs	r4, #130	; 0x82
    5e8c:	05e4      	lsls	r4, r4, #23
    5e8e:	2380      	movs	r3, #128	; 0x80
    5e90:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    5e92:	2680      	movs	r6, #128	; 0x80
    5e94:	0536      	lsls	r6, r6, #20
    5e96:	61a6      	str	r6, [r4, #24]
    5e98:	2580      	movs	r5, #128	; 0x80
    5e9a:	056d      	lsls	r5, r5, #21
    5e9c:	61a5      	str	r5, [r4, #24]
	SHDN_Low();
	Bsp_LED0_On();
	Bsp_LED1_On();
    delay_ms(500);
    5e9e:	20fa      	movs	r0, #250	; 0xfa
    5ea0:	0040      	lsls	r0, r0, #1
    5ea2:	4b34      	ldr	r3, [pc, #208]	; (5f74 <PowerOn_Init+0xf4>)
    5ea4:	4798      	blx	r3
	} else {
		port_base->OUTCLR.reg = pin_mask;
    5ea6:	6166      	str	r6, [r4, #20]
    5ea8:	6165      	str	r5, [r4, #20]
	Bsp_LED0_Off();
	Bsp_LED1_Off();
	
    sys_flags.VAL =0;
    5eaa:	4e33      	ldr	r6, [pc, #204]	; (5f78 <PowerOn_Init+0xf8>)
    5eac:	2400      	movs	r4, #0
    5eae:	2500      	movs	r5, #0
    5eb0:	8034      	strh	r4, [r6, #0]
    sys_states.VAL =0;
    5eb2:	4f32      	ldr	r7, [pc, #200]	; (5f7c <PowerOn_Init+0xfc>)
    5eb4:	803c      	strh	r4, [r7, #0]
    afe_flags.VAL =0;
    5eb6:	4b32      	ldr	r3, [pc, #200]	; (5f80 <PowerOn_Init+0x100>)
    5eb8:	801c      	strh	r4, [r3, #0]
    flash_flags.VAL =0;
    5eba:	4b32      	ldr	r3, [pc, #200]	; (5f84 <PowerOn_Init+0x104>)
    5ebc:	801c      	strh	r4, [r3, #0]
    sys_err_flags.VAL =0;
    5ebe:	4b32      	ldr	r3, [pc, #200]	; (5f88 <PowerOn_Init+0x108>)
    5ec0:	801c      	strh	r4, [r3, #0]
	cap_update = BAT_NORMAL_CAP;
    5ec2:	4a32      	ldr	r2, [pc, #200]	; (5f8c <PowerOn_Init+0x10c>)
    5ec4:	4b32      	ldr	r3, [pc, #200]	; (5f90 <PowerOn_Init+0x110>)
    5ec6:	801a      	strh	r2, [r3, #0]
	nADC_CURRENT = 0;
    5ec8:	4b32      	ldr	r3, [pc, #200]	; (5f94 <PowerOn_Init+0x114>)
    5eca:	801c      	strh	r4, [r3, #0]
	g_bal_state.VAL = 0;
    5ecc:	4b32      	ldr	r3, [pc, #200]	; (5f98 <PowerOn_Init+0x118>)
    5ece:	801c      	strh	r4, [r3, #0]
	g_bal_need.VAL = 0;
    5ed0:	4b32      	ldr	r3, [pc, #200]	; (5f9c <PowerOn_Init+0x11c>)
    5ed2:	801c      	strh	r4, [r3, #0]
	PWR_VALUE = 0;
    5ed4:	4b32      	ldr	r3, [pc, #200]	; (5fa0 <PowerOn_Init+0x120>)
    5ed6:	801c      	strh	r4, [r3, #0]
	Total_VBAT = 0;
    5ed8:	4b32      	ldr	r3, [pc, #200]	; (5fa4 <PowerOn_Init+0x124>)
    5eda:	801c      	strh	r4, [r3, #0]
	AFE_OC_DELAY_CNT = 0;
    5edc:	4b32      	ldr	r3, [pc, #200]	; (5fa8 <PowerOn_Init+0x128>)
    5ede:	701d      	strb	r5, [r3, #0]
	AFE_SCD_DELAY_CNT = 0;
    5ee0:	4b32      	ldr	r3, [pc, #200]	; (5fac <PowerOn_Init+0x12c>)
    5ee2:	701d      	strb	r5, [r3, #0]
	AFE_OCC_DELAY_CNT = 0;
    5ee4:	4b32      	ldr	r3, [pc, #200]	; (5fb0 <PowerOn_Init+0x130>)
    5ee6:	701d      	strb	r5, [r3, #0]
	Latch_id = 0;
    5ee8:	4b32      	ldr	r3, [pc, #200]	; (5fb4 <PowerOn_Init+0x134>)
    5eea:	701d      	strb	r5, [r3, #0]
	ID_address = 0xff;
    5eec:	22ff      	movs	r2, #255	; 0xff
    5eee:	4b32      	ldr	r3, [pc, #200]	; (5fb8 <PowerOn_Init+0x138>)
    5ef0:	701a      	strb	r2, [r3, #0]
	DCH_Val = Read_Time_or_mAh(DCH_FLAG);
    5ef2:	2001      	movs	r0, #1
    5ef4:	4b31      	ldr	r3, [pc, #196]	; (5fbc <PowerOn_Init+0x13c>)
    5ef6:	4698      	mov	r8, r3
    5ef8:	4798      	blx	r3
    5efa:	4b31      	ldr	r3, [pc, #196]	; (5fc0 <PowerOn_Init+0x140>)
    5efc:	469a      	mov	sl, r3
    5efe:	6018      	str	r0, [r3, #0]
	CHG_Val = Read_Time_or_mAh(CHG_FLAG);
    5f00:	2002      	movs	r0, #2
    5f02:	47c0      	blx	r8
    5f04:	4b2f      	ldr	r3, [pc, #188]	; (5fc4 <PowerOn_Init+0x144>)
    5f06:	4699      	mov	r9, r3
    5f08:	6018      	str	r0, [r3, #0]
	Time_Val = Read_Time_or_mAh(TIME_FLAG);
    5f0a:	2003      	movs	r0, #3
    5f0c:	47c0      	blx	r8
    5f0e:	4b2e      	ldr	r3, [pc, #184]	; (5fc8 <PowerOn_Init+0x148>)
    5f10:	6018      	str	r0, [r3, #0]
	DCH_Val_Bak = DCH_Val;
    5f12:	4653      	mov	r3, sl
    5f14:	681a      	ldr	r2, [r3, #0]
    5f16:	4b2d      	ldr	r3, [pc, #180]	; (5fcc <PowerOn_Init+0x14c>)
    5f18:	601a      	str	r2, [r3, #0]
	CHG_Val_Bak = CHG_Val;
    5f1a:	464b      	mov	r3, r9
    5f1c:	681a      	ldr	r2, [r3, #0]
    5f1e:	4b2c      	ldr	r3, [pc, #176]	; (5fd0 <PowerOn_Init+0x150>)
    5f20:	601a      	str	r2, [r3, #0]
	Time_Val_Bak = Time_Val;
    5f22:	4b2c      	ldr	r3, [pc, #176]	; (5fd4 <PowerOn_Init+0x154>)
    5f24:	6018      	str	r0, [r3, #0]
	
    sys_states.val.sys_sw_nconnect_flag=1;//zzy20161021 初始值为断开连接
    5f26:	787a      	ldrb	r2, [r7, #1]
    5f28:	2340      	movs	r3, #64	; 0x40
    5f2a:	4313      	orrs	r3, r2
    5f2c:	707b      	strb	r3, [r7, #1]
    g_sys_cap.val.cycle_record_flag =0;
    5f2e:	4b2a      	ldr	r3, [pc, #168]	; (5fd8 <PowerOn_Init+0x158>)
    5f30:	761d      	strb	r5, [r3, #24]
    sys_flags.val.afe_connect_flag =1;
    5f32:	7832      	ldrb	r2, [r6, #0]
    5f34:	2101      	movs	r1, #1
    5f36:	430a      	orrs	r2, r1
    5f38:	7032      	strb	r2, [r6, #0]
    sys_states.val.sys_dch_on =0;
    5f3a:	783a      	ldrb	r2, [r7, #0]
    sys_states.val.sys_chg_on =0;
    5f3c:	2001      	movs	r0, #1
    5f3e:	4382      	bics	r2, r0
    5f40:	3001      	adds	r0, #1
    5f42:	4382      	bics	r2, r0
    5f44:	703a      	strb	r2, [r7, #0]
    sys_flags.val.afe_adirq2_flag = 1;
    5f46:	7872      	ldrb	r2, [r6, #1]
    5f48:	4311      	orrs	r1, r2
    5f4a:	7071      	strb	r1, [r6, #1]
    g_sys_cap.val.cap_cnt =0;
    5f4c:	621c      	str	r4, [r3, #32]
    g_sys_cap.val.bat_cycle_cnt =0;
    5f4e:	849c      	strh	r4, [r3, #36]	; 0x24
    g_sys_cap.val.re_cap_rate_sum =0;
    5f50:	75dd      	strb	r5, [r3, #23]
    g_sys_cap.val.deep_rate_sum =0;
    5f52:	769d      	strb	r5, [r3, #26]
	
	//历史信息初始化,为了方便判断,初始化全部配置极限值
	g_sys_history.val.bat_temp_max =0;
    5f54:	4b21      	ldr	r3, [pc, #132]	; (5fdc <PowerOn_Init+0x15c>)
    5f56:	715d      	strb	r5, [r3, #5]
	g_sys_history.val.bat_temp_min =100;
    5f58:	2264      	movs	r2, #100	; 0x64
    5f5a:	711a      	strb	r2, [r3, #4]
	g_sys_history.val.chg_cur_max =0;
    5f5c:	811c      	strh	r4, [r3, #8]
	g_sys_history.val.dch_cur_max =0;
    5f5e:	80dc      	strh	r4, [r3, #6]
	g_sys_history.val.pcb_temp_max =0;
    5f60:	731d      	strb	r5, [r3, #12]
	g_sys_history.val.soc_max =0;
    5f62:	815c      	strh	r4, [r3, #10]
	g_sys_history.val.vcell_max =0;
    5f64:	805c      	strh	r4, [r3, #2]
	g_sys_history.val.vcell_min =0xffff;
    5f66:	3a65      	subs	r2, #101	; 0x65
    5f68:	801a      	strh	r2, [r3, #0]
}
    5f6a:	bc1c      	pop	{r2, r3, r4}
    5f6c:	4690      	mov	r8, r2
    5f6e:	4699      	mov	r9, r3
    5f70:	46a2      	mov	sl, r4
    5f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f74:	00007e45 	.word	0x00007e45
    5f78:	20000fac 	.word	0x20000fac
    5f7c:	20001140 	.word	0x20001140
    5f80:	2000111c 	.word	0x2000111c
    5f84:	20001118 	.word	0x20001118
    5f88:	20001010 	.word	0x20001010
    5f8c:	fffff618 	.word	0xfffff618
    5f90:	20000f80 	.word	0x20000f80
    5f94:	20000faa 	.word	0x20000faa
    5f98:	20000f88 	.word	0x20000f88
    5f9c:	20000f94 	.word	0x20000f94
    5fa0:	2000111e 	.word	0x2000111e
    5fa4:	20000f40 	.word	0x20000f40
    5fa8:	20001146 	.word	0x20001146
    5fac:	20001142 	.word	0x20001142
    5fb0:	2000111a 	.word	0x2000111a
    5fb4:	20000f44 	.word	0x20000f44
    5fb8:	20000f3d 	.word	0x20000f3d
    5fbc:	00005d41 	.word	0x00005d41
    5fc0:	20000fa4 	.word	0x20000fa4
    5fc4:	20000f78 	.word	0x20000f78
    5fc8:	20000f98 	.word	0x20000f98
    5fcc:	20000f90 	.word	0x20000f90
    5fd0:	20000f84 	.word	0x20000f84
    5fd4:	20000f38 	.word	0x20000f38
    5fd8:	20000f48 	.word	0x20000f48
    5fdc:	20001000 	.word	0x20001000

00005fe0 <HardwareProtection>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void HardwareProtection(void)
{
    5fe0:	b510      	push	{r4, lr}
	//开机设置电压保护值,未成功持续设置,直到成功
	if(sys_flags.val.afe_set_hard_protect_end == 0)
    5fe2:	4b26      	ldr	r3, [pc, #152]	; (607c <HardwareProtection+0x9c>)
    5fe4:	781b      	ldrb	r3, [r3, #0]
    5fe6:	075b      	lsls	r3, r3, #29
    5fe8:	d414      	bmi.n	6014 <HardwareProtection+0x34>
	{
		if(AFE_HardwareProtection_Write() ==0)
    5fea:	4b25      	ldr	r3, [pc, #148]	; (6080 <HardwareProtection+0xa0>)
    5fec:	4798      	blx	r3
    5fee:	2800      	cmp	r0, #0
    5ff0:	d10a      	bne.n	6008 <HardwareProtection+0x28>
		{
			sys_flags.val.afe_set_hard_protect_end =1;
    5ff2:	4a22      	ldr	r2, [pc, #136]	; (607c <HardwareProtection+0x9c>)
    5ff4:	7811      	ldrb	r1, [r2, #0]
    5ff6:	2304      	movs	r3, #4
    5ff8:	430b      	orrs	r3, r1
    5ffa:	7013      	strb	r3, [r2, #0]
			afe_flags.val.afe_set_volt_protect_err_flag = 0;
    5ffc:	4a21      	ldr	r2, [pc, #132]	; (6084 <HardwareProtection+0xa4>)
    5ffe:	7813      	ldrb	r3, [r2, #0]
    6000:	217f      	movs	r1, #127	; 0x7f
    6002:	400b      	ands	r3, r1
    6004:	7013      	strb	r3, [r2, #0]
    6006:	e005      	b.n	6014 <HardwareProtection+0x34>
		}
		else
		{
			afe_flags.val.afe_set_volt_protect_err_flag = 1;
    6008:	4a1e      	ldr	r2, [pc, #120]	; (6084 <HardwareProtection+0xa4>)
    600a:	7813      	ldrb	r3, [r2, #0]
    600c:	2180      	movs	r1, #128	; 0x80
    600e:	4249      	negs	r1, r1
    6010:	430b      	orrs	r3, r1
    6012:	7013      	strb	r3, [r2, #0]
		}
	}
	AFE_HardwareProtection_Read(); //读取SPI保护信息
    6014:	4b1c      	ldr	r3, [pc, #112]	; (6088 <HardwareProtection+0xa8>)
    6016:	4798      	blx	r3
	
	//AFE读取的信息处理  OCC OCD SCD
	if((afe_flags.val.afe_occ_flag == 1)||(afe_flags.val.afe_ov_flag==1))
    6018:	4b1a      	ldr	r3, [pc, #104]	; (6084 <HardwareProtection+0xa4>)
    601a:	881b      	ldrh	r3, [r3, #0]
    601c:	2284      	movs	r2, #132	; 0x84
    601e:	0092      	lsls	r2, r2, #2
    6020:	4213      	tst	r3, r2
    6022:	d005      	beq.n	6030 <HardwareProtection+0x50>
	{
		sys_states.val.sys_chg_on =0;
    6024:	4919      	ldr	r1, [pc, #100]	; (608c <HardwareProtection+0xac>)
    6026:	780a      	ldrb	r2, [r1, #0]
    6028:	2002      	movs	r0, #2
    602a:	4382      	bics	r2, r0
    602c:	700a      	strb	r2, [r1, #0]
    602e:	e004      	b.n	603a <HardwareProtection+0x5a>
	}
	else
	{
		sys_states.val.sys_chg_on =1;
    6030:	4916      	ldr	r1, [pc, #88]	; (608c <HardwareProtection+0xac>)
    6032:	7808      	ldrb	r0, [r1, #0]
    6034:	2202      	movs	r2, #2
    6036:	4302      	orrs	r2, r0
    6038:	700a      	strb	r2, [r1, #0]
	}
	if((afe_flags.val.afe_ocd_flag == 1)||(afe_flags.val.afe_scd_flag == 1)||(afe_flags.val.afe_uv_flag == 1))
    603a:	22b0      	movs	r2, #176	; 0xb0
    603c:	0052      	lsls	r2, r2, #1
    603e:	4213      	tst	r3, r2
    6040:	d010      	beq.n	6064 <HardwareProtection+0x84>
	{
		sys_states.val.sys_dch_on =0;
    6042:	4a12      	ldr	r2, [pc, #72]	; (608c <HardwareProtection+0xac>)
    6044:	7813      	ldrb	r3, [r2, #0]
    6046:	2101      	movs	r1, #1
    6048:	438b      	bics	r3, r1
    604a:	7013      	strb	r3, [r2, #0]
		afe_flags.val.afe_dfrv_autoprotect_flag = 1;
    604c:	4a0d      	ldr	r2, [pc, #52]	; (6084 <HardwareProtection+0xa4>)
    604e:	7851      	ldrb	r1, [r2, #1]
    6050:	2320      	movs	r3, #32
    6052:	430b      	orrs	r3, r1
    6054:	7053      	strb	r3, [r2, #1]
		if(afe_flags.val.afe_uv_flag ==1)               //zzy?
    6056:	07db      	lsls	r3, r3, #31
    6058:	d50e      	bpl.n	6078 <HardwareProtection+0x98>
		{
			afe_flags.val.afe_uv_lock_flag = 1;
    605a:	7851      	ldrb	r1, [r2, #1]
    605c:	2310      	movs	r3, #16
    605e:	430b      	orrs	r3, r1
    6060:	7053      	strb	r3, [r2, #1]
    6062:	e009      	b.n	6078 <HardwareProtection+0x98>
	}
	else
	{
		if((afe_flags.val.afe_ocd_flag == 0)&&(afe_flags.val.afe_scd_flag == 0)&&(afe_flags.val.afe_uv_flag == 0))
		{
			afe_flags.val.afe_dfrv_autoprotect_flag = 0;
    6064:	4a07      	ldr	r2, [pc, #28]	; (6084 <HardwareProtection+0xa4>)
    6066:	7853      	ldrb	r3, [r2, #1]
    6068:	2120      	movs	r1, #32
    606a:	438b      	bics	r3, r1
    606c:	7053      	strb	r3, [r2, #1]
		}
		sys_states.val.sys_dch_on =1;
    606e:	4a07      	ldr	r2, [pc, #28]	; (608c <HardwareProtection+0xac>)
    6070:	7811      	ldrb	r1, [r2, #0]
    6072:	2301      	movs	r3, #1
    6074:	430b      	orrs	r3, r1
    6076:	7013      	strb	r3, [r2, #0]
	}
}
    6078:	bd10      	pop	{r4, pc}
    607a:	46c0      	nop			; (mov r8, r8)
    607c:	20000fac 	.word	0x20000fac
    6080:	00004695 	.word	0x00004695
    6084:	2000111c 	.word	0x2000111c
    6088:	00004ae1 	.word	0x00004ae1
    608c:	20001140 	.word	0x20001140

00006090 <SoftwareProtection>:
OUTPUT			: None
NOTICE			: 先执行硬件保护,再进行软件保护
DATE			: 2016/06/24
*****************************************************************************/
void SoftwareProtection(void)
{
    6090:	b500      	push	{lr}
	//CHG PROTECT
	if(sys_states.val.soft_chg_protect ==0)
    6092:	4b9b      	ldr	r3, [pc, #620]	; (6300 <SoftwareProtection+0x270>)
    6094:	785b      	ldrb	r3, [r3, #1]
    6096:	07db      	lsls	r3, r3, #31
    6098:	d461      	bmi.n	615e <SoftwareProtection+0xce>
	{
		if(sys_states.val.sys_chg_on == 1)
    609a:	4b99      	ldr	r3, [pc, #612]	; (6300 <SoftwareProtection+0x270>)
    609c:	781b      	ldrb	r3, [r3, #0]
    609e:	079b      	lsls	r3, r3, #30
    60a0:	d400      	bmi.n	60a4 <SoftwareProtection+0x14>
    60a2:	e090      	b.n	61c6 <SoftwareProtection+0x136>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
    60a4:	4b97      	ldr	r3, [pc, #604]	; (6304 <SoftwareProtection+0x274>)
    60a6:	781b      	ldrb	r3, [r3, #0]
    60a8:	b25b      	sxtb	r3, r3
    60aa:	2b2d      	cmp	r3, #45	; 0x2d
    60ac:	dc04      	bgt.n	60b8 <SoftwareProtection+0x28>
    60ae:	4b96      	ldr	r3, [pc, #600]	; (6308 <SoftwareProtection+0x278>)
    60b0:	781b      	ldrb	r3, [r3, #0]
    60b2:	b25b      	sxtb	r3, r3
    60b4:	330a      	adds	r3, #10
    60b6:	da13      	bge.n	60e0 <SoftwareProtection+0x50>
			{
				soft_cp_cnt++;
    60b8:	4b94      	ldr	r3, [pc, #592]	; (630c <SoftwareProtection+0x27c>)
    60ba:	781b      	ldrb	r3, [r3, #0]
    60bc:	3301      	adds	r3, #1
    60be:	b2db      	uxtb	r3, r3
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //循环8次,250*8 = 2S
    60c0:	2b0c      	cmp	r3, #12
    60c2:	d802      	bhi.n	60ca <SoftwareProtection+0x3a>
	{
		if(sys_states.val.sys_chg_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_CHG_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_CHG_LOW_PROTECT))
			{
				soft_cp_cnt++;
    60c4:	4a91      	ldr	r2, [pc, #580]	; (630c <SoftwareProtection+0x27c>)
    60c6:	7013      	strb	r3, [r2, #0]
    60c8:	e07d      	b.n	61c6 <SoftwareProtection+0x136>
				if(soft_cp_cnt >PROTECT_DELAY_3S)  //循环8次,250*8 = 2S
				{
					soft_cp_cnt =0;
    60ca:	2200      	movs	r2, #0
    60cc:	4b8f      	ldr	r3, [pc, #572]	; (630c <SoftwareProtection+0x27c>)
    60ce:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_chg_protect =1;
    60d0:	498b      	ldr	r1, [pc, #556]	; (6300 <SoftwareProtection+0x270>)
    60d2:	784a      	ldrb	r2, [r1, #1]
    60d4:	2301      	movs	r3, #1
    60d6:	4313      	orrs	r3, r2
					sys_states.val.chg_temp_protect = 1;
    60d8:	2204      	movs	r2, #4
    60da:	4313      	orrs	r3, r2
    60dc:	704b      	strb	r3, [r1, #1]
    60de:	e072      	b.n	61c6 <SoftwareProtection+0x136>
					//BatteryState.val.CHG_Inhibit_Temp = 1; //设置 充电禁止温度 
				}
			}
			else
			{
				soft_cp_cnt =0;
    60e0:	2200      	movs	r2, #0
    60e2:	4b8a      	ldr	r3, [pc, #552]	; (630c <SoftwareProtection+0x27c>)
    60e4:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT >0) //充电
    60e6:	4b8a      	ldr	r3, [pc, #552]	; (6310 <SoftwareProtection+0x280>)
    60e8:	2200      	movs	r2, #0
    60ea:	5e9b      	ldrsh	r3, [r3, r2]
    60ec:	2b00      	cmp	r3, #0
    60ee:	dd30      	ble.n	6152 <SoftwareProtection+0xc2>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
    60f0:	2b28      	cmp	r3, #40	; 0x28
    60f2:	dd25      	ble.n	6140 <SoftwareProtection+0xb0>
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
    60f4:	4a87      	ldr	r2, [pc, #540]	; (6314 <SoftwareProtection+0x284>)
    60f6:	4293      	cmp	r3, r2
    60f8:	dd17      	ble.n	612a <SoftwareProtection+0x9a>
						{
							soft_occ_cnt++;
    60fa:	4b87      	ldr	r3, [pc, #540]	; (6318 <SoftwareProtection+0x288>)
    60fc:	781b      	ldrb	r3, [r3, #0]
    60fe:	3301      	adds	r3, #1
    6100:	b2db      	uxtb	r3, r3
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
    6102:	2b04      	cmp	r3, #4
    6104:	d802      	bhi.n	610c <SoftwareProtection+0x7c>
				{
					if(nADC_CURRENT >CURRENT_CHG_STATE)
					{
						if(nADC_CURRENT >CURRENT_CHGOC_PROTECT)
						{
							soft_occ_cnt++;
    6106:	4a84      	ldr	r2, [pc, #528]	; (6318 <SoftwareProtection+0x288>)
    6108:	7013      	strb	r3, [r2, #0]
    610a:	e011      	b.n	6130 <SoftwareProtection+0xa0>
							if(soft_occ_cnt >PROTECT_DELAY_1S) // 4*250ms = 1S//已取消zzy沿用云海PROTECT_DELAY_1S改1
							{
								soft_occ_cnt =0;
    610c:	2300      	movs	r3, #0
    610e:	4a82      	ldr	r2, [pc, #520]	; (6318 <SoftwareProtection+0x288>)
    6110:	7013      	strb	r3, [r2, #0]
								OCC_TIMEOUT =0;
    6112:	4a82      	ldr	r2, [pc, #520]	; (631c <SoftwareProtection+0x28c>)
    6114:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_occ = 1;
    6116:	4b7a      	ldr	r3, [pc, #488]	; (6300 <SoftwareProtection+0x270>)
    6118:	7819      	ldrb	r1, [r3, #0]
    611a:	2210      	movs	r2, #16
    611c:	430a      	orrs	r2, r1
    611e:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_chg_protect =1;
    6120:	7859      	ldrb	r1, [r3, #1]
    6122:	2201      	movs	r2, #1
    6124:	430a      	orrs	r2, r1
    6126:	705a      	strb	r2, [r3, #1]
    6128:	e002      	b.n	6130 <SoftwareProtection+0xa0>
							}
						}
						else
						{
							soft_occ_cnt =0;
    612a:	2200      	movs	r2, #0
    612c:	4b7a      	ldr	r3, [pc, #488]	; (6318 <SoftwareProtection+0x288>)
    612e:	701a      	strb	r2, [r3, #0]
						}
						sys_states.val.sys_chg_state =1;
    6130:	4973      	ldr	r1, [pc, #460]	; (6300 <SoftwareProtection+0x270>)
    6132:	780a      	ldrb	r2, [r1, #0]
    6134:	2304      	movs	r3, #4
    6136:	4313      	orrs	r3, r2
						sys_states.val.sys_dch_state =0;
    6138:	22f7      	movs	r2, #247	; 0xf7
    613a:	4013      	ands	r3, r2
    613c:	700b      	strb	r3, [r1, #0]
    613e:	e042      	b.n	61c6 <SoftwareProtection+0x136>
					}
					else
					{
						soft_occ_cnt =0;
    6140:	2200      	movs	r2, #0
    6142:	4b75      	ldr	r3, [pc, #468]	; (6318 <SoftwareProtection+0x288>)
    6144:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_chg_state =0;
    6146:	4a6e      	ldr	r2, [pc, #440]	; (6300 <SoftwareProtection+0x270>)
    6148:	7813      	ldrb	r3, [r2, #0]
    614a:	2104      	movs	r1, #4
    614c:	438b      	bics	r3, r1
    614e:	7013      	strb	r3, [r2, #0]
    6150:	e039      	b.n	61c6 <SoftwareProtection+0x136>
					}
				}
				else
				{
					sys_states.val.sys_chg_state =0;
    6152:	4a6b      	ldr	r2, [pc, #428]	; (6300 <SoftwareProtection+0x270>)
    6154:	7813      	ldrb	r3, [r2, #0]
    6156:	2104      	movs	r1, #4
    6158:	438b      	bics	r3, r1
    615a:	7013      	strb	r3, [r2, #0]
    615c:	e033      	b.n	61c6 <SoftwareProtection+0x136>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_occ == 1)
    615e:	4b68      	ldr	r3, [pc, #416]	; (6300 <SoftwareProtection+0x270>)
    6160:	781b      	ldrb	r3, [r3, #0]
    6162:	06db      	lsls	r3, r3, #27
    6164:	d512      	bpl.n	618c <SoftwareProtection+0xfc>
		{
			soft_cp_dis_cnt = 0;
    6166:	2200      	movs	r2, #0
    6168:	4b6d      	ldr	r3, [pc, #436]	; (6320 <SoftwareProtection+0x290>)
    616a:	701a      	strb	r2, [r3, #0]
			if(OCC_TIMEOUT >PROTECT_DELAY_5S) // 250ms * 4 = 1S 5S = 20
    616c:	4b6b      	ldr	r3, [pc, #428]	; (631c <SoftwareProtection+0x28c>)
    616e:	881b      	ldrh	r3, [r3, #0]
    6170:	2b14      	cmp	r3, #20
    6172:	d928      	bls.n	61c6 <SoftwareProtection+0x136>
			{
				OCC_TIMEOUT =0;
    6174:	4b69      	ldr	r3, [pc, #420]	; (631c <SoftwareProtection+0x28c>)
    6176:	801a      	strh	r2, [r3, #0]
				sys_states.val.sys_software_occ =0;
    6178:	4b61      	ldr	r3, [pc, #388]	; (6300 <SoftwareProtection+0x270>)
    617a:	781a      	ldrb	r2, [r3, #0]
    617c:	2110      	movs	r1, #16
    617e:	438a      	bics	r2, r1
    6180:	701a      	strb	r2, [r3, #0]
				sys_states.val.soft_chg_protect =0;
    6182:	785a      	ldrb	r2, [r3, #1]
    6184:	390f      	subs	r1, #15
    6186:	438a      	bics	r2, r1
    6188:	705a      	strb	r2, [r3, #1]
    618a:	e01c      	b.n	61c6 <SoftwareProtection+0x136>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
    618c:	4b5d      	ldr	r3, [pc, #372]	; (6304 <SoftwareProtection+0x274>)
    618e:	781b      	ldrb	r3, [r3, #0]
    6190:	b25b      	sxtb	r3, r3
    6192:	2b2c      	cmp	r3, #44	; 0x2c
    6194:	dc17      	bgt.n	61c6 <SoftwareProtection+0x136>
    6196:	4b5c      	ldr	r3, [pc, #368]	; (6308 <SoftwareProtection+0x278>)
    6198:	781b      	ldrb	r3, [r3, #0]
    619a:	b25b      	sxtb	r3, r3
    619c:	3309      	adds	r3, #9
    619e:	db12      	blt.n	61c6 <SoftwareProtection+0x136>
			{
				sys_states.val.soft_chg_protect =0;
    61a0:	4a57      	ldr	r2, [pc, #348]	; (6300 <SoftwareProtection+0x270>)
    61a2:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.chg_temp_protect = 0;
    61a4:	2101      	movs	r1, #1
    61a6:	438b      	bics	r3, r1
    61a8:	3103      	adds	r1, #3
    61aa:	438b      	bics	r3, r1
    61ac:	7053      	strb	r3, [r2, #1]
				soft_cp_dis_cnt++;
    61ae:	4b5c      	ldr	r3, [pc, #368]	; (6320 <SoftwareProtection+0x290>)
    61b0:	781b      	ldrb	r3, [r3, #0]
    61b2:	3301      	adds	r3, #1
    61b4:	b2db      	uxtb	r3, r3
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
    61b6:	2b0c      	cmp	r3, #12
    61b8:	d802      	bhi.n	61c0 <SoftwareProtection+0x130>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_CHG_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_CHG_LOW_ALARM))
			{
				sys_states.val.soft_chg_protect =0;
				sys_states.val.chg_temp_protect = 0;
				soft_cp_dis_cnt++;
    61ba:	4a59      	ldr	r2, [pc, #356]	; (6320 <SoftwareProtection+0x290>)
    61bc:	7013      	strb	r3, [r2, #0]
    61be:	e002      	b.n	61c6 <SoftwareProtection+0x136>
				if (soft_cp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_cp_dis_cnt = 0;
    61c0:	2200      	movs	r2, #0
    61c2:	4b57      	ldr	r3, [pc, #348]	; (6320 <SoftwareProtection+0x290>)
    61c4:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	
	//DCH PROTECT
	if(sys_states.val.soft_dch_protect == 0)
    61c6:	4b4e      	ldr	r3, [pc, #312]	; (6300 <SoftwareProtection+0x270>)
    61c8:	785b      	ldrb	r3, [r3, #1]
    61ca:	079b      	lsls	r3, r3, #30
    61cc:	d462      	bmi.n	6294 <SoftwareProtection+0x204>
	{
		if(sys_states.val.sys_dch_on == 1)
    61ce:	4b4c      	ldr	r3, [pc, #304]	; (6300 <SoftwareProtection+0x270>)
    61d0:	781b      	ldrb	r3, [r3, #0]
    61d2:	07db      	lsls	r3, r3, #31
    61d4:	d400      	bmi.n	61d8 <SoftwareProtection+0x148>
    61d6:	e091      	b.n	62fc <SoftwareProtection+0x26c>
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
    61d8:	4b4a      	ldr	r3, [pc, #296]	; (6304 <SoftwareProtection+0x274>)
    61da:	781b      	ldrb	r3, [r3, #0]
    61dc:	b25b      	sxtb	r3, r3
    61de:	2b2d      	cmp	r3, #45	; 0x2d
    61e0:	dc04      	bgt.n	61ec <SoftwareProtection+0x15c>
    61e2:	4b49      	ldr	r3, [pc, #292]	; (6308 <SoftwareProtection+0x278>)
    61e4:	781b      	ldrb	r3, [r3, #0]
    61e6:	b25b      	sxtb	r3, r3
    61e8:	330a      	adds	r3, #10
    61ea:	da13      	bge.n	6214 <SoftwareProtection+0x184>
			{
				soft_dp_cnt++;
    61ec:	4b4d      	ldr	r3, [pc, #308]	; (6324 <SoftwareProtection+0x294>)
    61ee:	781b      	ldrb	r3, [r3, #0]
    61f0:	3301      	adds	r3, #1
    61f2:	b2db      	uxtb	r3, r3
				if(soft_dp_cnt >PROTECT_DELAY_3S) //防抖延迟2S
    61f4:	2b0c      	cmp	r3, #12
    61f6:	d802      	bhi.n	61fe <SoftwareProtection+0x16e>
	{
		if(sys_states.val.sys_dch_on == 1)
		{
			if((nADC_TMONI_BAT_MAX > TEMP_DCH_HIGH_PROTECT)||(nADC_TMONI_BAT_MIN < TEMP_DCH_LOW_PROTECT))
			{
				soft_dp_cnt++;
    61f8:	4a4a      	ldr	r2, [pc, #296]	; (6324 <SoftwareProtection+0x294>)
    61fa:	7013      	strb	r3, [r2, #0]
    61fc:	e07e      	b.n	62fc <SoftwareProtection+0x26c>
				if(soft_dp_cnt >PROTECT_DELAY_3S) //防抖延迟2S
				{
					soft_dp_cnt =0;
    61fe:	2200      	movs	r2, #0
    6200:	4b48      	ldr	r3, [pc, #288]	; (6324 <SoftwareProtection+0x294>)
    6202:	701a      	strb	r2, [r3, #0]
					sys_states.val.soft_dch_protect =1;
    6204:	493e      	ldr	r1, [pc, #248]	; (6300 <SoftwareProtection+0x270>)
    6206:	784a      	ldrb	r2, [r1, #1]
    6208:	2302      	movs	r3, #2
    620a:	4313      	orrs	r3, r2
					sys_states.val.dch_temp_protect = 1;
    620c:	2208      	movs	r2, #8
    620e:	4313      	orrs	r3, r2
    6210:	704b      	strb	r3, [r1, #1]
    6212:	e073      	b.n	62fc <SoftwareProtection+0x26c>
					//BatteryState.val.DCH_Inhibit_Temp = 1; //设置 放电禁止温度 
				}
			}
			else
			{
				soft_dp_cnt =0;
    6214:	2200      	movs	r2, #0
    6216:	4b43      	ldr	r3, [pc, #268]	; (6324 <SoftwareProtection+0x294>)
    6218:	701a      	strb	r2, [r3, #0]
				if(nADC_CURRENT <0)
    621a:	4b3d      	ldr	r3, [pc, #244]	; (6310 <SoftwareProtection+0x280>)
    621c:	2200      	movs	r2, #0
    621e:	5e9b      	ldrsh	r3, [r3, r2]
    6220:	2b00      	cmp	r3, #0
    6222:	da31      	bge.n	6288 <SoftwareProtection+0x1f8>
				{
					if(nADC_CURRENT <CURRENT_DCH_STATE)
    6224:	001a      	movs	r2, r3
    6226:	3228      	adds	r2, #40	; 0x28
    6228:	da25      	bge.n	6276 <SoftwareProtection+0x1e6>
					{
						sys_states.val.sys_dch_state =1;
    622a:	4835      	ldr	r0, [pc, #212]	; (6300 <SoftwareProtection+0x270>)
    622c:	7801      	ldrb	r1, [r0, #0]
    622e:	2208      	movs	r2, #8
    6230:	430a      	orrs	r2, r1
						sys_states.val.sys_chg_state =0;
    6232:	21fb      	movs	r1, #251	; 0xfb
    6234:	400a      	ands	r2, r1
    6236:	7002      	strb	r2, [r0, #0]
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
    6238:	4a3b      	ldr	r2, [pc, #236]	; (6328 <SoftwareProtection+0x298>)
    623a:	4293      	cmp	r3, r2
    623c:	da17      	bge.n	626e <SoftwareProtection+0x1de>
						{
							soft_ocd_cnt++;
    623e:	4b3b      	ldr	r3, [pc, #236]	; (632c <SoftwareProtection+0x29c>)
    6240:	781b      	ldrb	r3, [r3, #0]
    6242:	3301      	adds	r3, #1
    6244:	b2db      	uxtb	r3, r3
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
    6246:	2b04      	cmp	r3, #4
    6248:	d802      	bhi.n	6250 <SoftwareProtection+0x1c0>
					{
						sys_states.val.sys_dch_state =1;
						sys_states.val.sys_chg_state =0;
						if(nADC_CURRENT <CURRENT_DCHOC_PROTECT)
						{
							soft_ocd_cnt++;
    624a:	4a38      	ldr	r2, [pc, #224]	; (632c <SoftwareProtection+0x29c>)
    624c:	7013      	strb	r3, [r2, #0]
    624e:	e055      	b.n	62fc <SoftwareProtection+0x26c>
							if(soft_ocd_cnt >PROTECT_DELAY_1S)  //防抖延迟1S  //zzy20161025 PROTECT_DELAY_1S 改为1 沿用神州云海方案已取消
							{
								soft_ocd_cnt =0;
    6250:	2300      	movs	r3, #0
    6252:	4a36      	ldr	r2, [pc, #216]	; (632c <SoftwareProtection+0x29c>)
    6254:	7013      	strb	r3, [r2, #0]
								OCD_TIMEOUT =0;
    6256:	4a36      	ldr	r2, [pc, #216]	; (6330 <SoftwareProtection+0x2a0>)
    6258:	8013      	strh	r3, [r2, #0]
								sys_states.val.sys_software_odc = 1;
    625a:	4b29      	ldr	r3, [pc, #164]	; (6300 <SoftwareProtection+0x270>)
    625c:	7819      	ldrb	r1, [r3, #0]
    625e:	2220      	movs	r2, #32
    6260:	430a      	orrs	r2, r1
    6262:	701a      	strb	r2, [r3, #0]
								sys_states.val.soft_dch_protect =1;
    6264:	7859      	ldrb	r1, [r3, #1]
    6266:	2202      	movs	r2, #2
    6268:	430a      	orrs	r2, r1
    626a:	705a      	strb	r2, [r3, #1]
    626c:	e046      	b.n	62fc <SoftwareProtection+0x26c>
							}
						}
						else
						{
							soft_ocd_cnt =0;
    626e:	2200      	movs	r2, #0
    6270:	4b2e      	ldr	r3, [pc, #184]	; (632c <SoftwareProtection+0x29c>)
    6272:	701a      	strb	r2, [r3, #0]
    6274:	e042      	b.n	62fc <SoftwareProtection+0x26c>
						}
					}
					else
					{
						soft_ocd_cnt =0;
    6276:	2200      	movs	r2, #0
    6278:	4b2c      	ldr	r3, [pc, #176]	; (632c <SoftwareProtection+0x29c>)
    627a:	701a      	strb	r2, [r3, #0]
						sys_states.val.sys_dch_state =0;
    627c:	4a20      	ldr	r2, [pc, #128]	; (6300 <SoftwareProtection+0x270>)
    627e:	7813      	ldrb	r3, [r2, #0]
    6280:	2108      	movs	r1, #8
    6282:	438b      	bics	r3, r1
    6284:	7013      	strb	r3, [r2, #0]
    6286:	e039      	b.n	62fc <SoftwareProtection+0x26c>
					}
				}
				else
				{
					sys_states.val.sys_dch_state =0;
    6288:	4a1d      	ldr	r2, [pc, #116]	; (6300 <SoftwareProtection+0x270>)
    628a:	7813      	ldrb	r3, [r2, #0]
    628c:	2108      	movs	r1, #8
    628e:	438b      	bics	r3, r1
    6290:	7013      	strb	r3, [r2, #0]
    6292:	e033      	b.n	62fc <SoftwareProtection+0x26c>
			}
		}
	}
	else
	{
		if(sys_states.val.sys_software_odc == 1)
    6294:	4b1a      	ldr	r3, [pc, #104]	; (6300 <SoftwareProtection+0x270>)
    6296:	781b      	ldrb	r3, [r3, #0]
    6298:	069b      	lsls	r3, r3, #26
    629a:	d512      	bpl.n	62c2 <SoftwareProtection+0x232>
		{
			soft_dp_dis_cnt = 0;
    629c:	2200      	movs	r2, #0
    629e:	4b25      	ldr	r3, [pc, #148]	; (6334 <SoftwareProtection+0x2a4>)
    62a0:	701a      	strb	r2, [r3, #0]
			if(OCD_TIMEOUT >PROTECT_DELAY_5S)// 250ms * 4 = 1S 5S = 20
    62a2:	4b23      	ldr	r3, [pc, #140]	; (6330 <SoftwareProtection+0x2a0>)
    62a4:	881b      	ldrh	r3, [r3, #0]
    62a6:	2b14      	cmp	r3, #20
    62a8:	d928      	bls.n	62fc <SoftwareProtection+0x26c>
			{
				OCD_TIMEOUT =0;
    62aa:	4b21      	ldr	r3, [pc, #132]	; (6330 <SoftwareProtection+0x2a0>)
    62ac:	801a      	strh	r2, [r3, #0]
				sys_states.val.soft_dch_protect =0;
    62ae:	4b14      	ldr	r3, [pc, #80]	; (6300 <SoftwareProtection+0x270>)
    62b0:	785a      	ldrb	r2, [r3, #1]
    62b2:	2102      	movs	r1, #2
    62b4:	438a      	bics	r2, r1
    62b6:	705a      	strb	r2, [r3, #1]
				sys_states.val.sys_software_odc = 0;
    62b8:	781a      	ldrb	r2, [r3, #0]
    62ba:	311e      	adds	r1, #30
    62bc:	438a      	bics	r2, r1
    62be:	701a      	strb	r2, [r3, #0]
    62c0:	e01c      	b.n	62fc <SoftwareProtection+0x26c>
			}
		}
		else
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
    62c2:	4b10      	ldr	r3, [pc, #64]	; (6304 <SoftwareProtection+0x274>)
    62c4:	781b      	ldrb	r3, [r3, #0]
    62c6:	b25b      	sxtb	r3, r3
    62c8:	2b2c      	cmp	r3, #44	; 0x2c
    62ca:	dc17      	bgt.n	62fc <SoftwareProtection+0x26c>
    62cc:	4b0e      	ldr	r3, [pc, #56]	; (6308 <SoftwareProtection+0x278>)
    62ce:	781b      	ldrb	r3, [r3, #0]
    62d0:	b25b      	sxtb	r3, r3
    62d2:	3309      	adds	r3, #9
    62d4:	db12      	blt.n	62fc <SoftwareProtection+0x26c>
			{
				sys_states.val.soft_dch_protect =0;
    62d6:	4a0a      	ldr	r2, [pc, #40]	; (6300 <SoftwareProtection+0x270>)
    62d8:	7853      	ldrb	r3, [r2, #1]
				sys_states.val.dch_temp_protect = 0;
    62da:	2102      	movs	r1, #2
    62dc:	438b      	bics	r3, r1
    62de:	3106      	adds	r1, #6
    62e0:	438b      	bics	r3, r1
    62e2:	7053      	strb	r3, [r2, #1]
				soft_dp_dis_cnt++ ;
    62e4:	4b13      	ldr	r3, [pc, #76]	; (6334 <SoftwareProtection+0x2a4>)
    62e6:	781b      	ldrb	r3, [r3, #0]
    62e8:	3301      	adds	r3, #1
    62ea:	b2db      	uxtb	r3, r3
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
    62ec:	2b0c      	cmp	r3, #12
    62ee:	d802      	bhi.n	62f6 <SoftwareProtection+0x266>
		{
			if((nADC_TMONI_BAT_MAX < TEMP_DCH_HIGH_ALARM)&&(nADC_TMONI_BAT_MIN > TEMP_DCH_LOW_ALARM))
			{
				sys_states.val.soft_dch_protect =0;
				sys_states.val.dch_temp_protect = 0;
				soft_dp_dis_cnt++ ;
    62f0:	4a10      	ldr	r2, [pc, #64]	; (6334 <SoftwareProtection+0x2a4>)
    62f2:	7013      	strb	r3, [r2, #0]
    62f4:	e002      	b.n	62fc <SoftwareProtection+0x26c>
				if (soft_dp_dis_cnt > PROTECT_DELAY_3S)
				{
					soft_dp_dis_cnt = 0;
    62f6:	2200      	movs	r2, #0
    62f8:	4b0e      	ldr	r3, [pc, #56]	; (6334 <SoftwareProtection+0x2a4>)
    62fa:	701a      	strb	r2, [r3, #0]
					//BatteryState.val.DCH_Inhibit_Temp = 0; //解除 放电禁止温度 
				}
			}
		}
	}
}
    62fc:	bd00      	pop	{pc}
    62fe:	46c0      	nop			; (mov r8, r8)
    6300:	20001140 	.word	0x20001140
    6304:	20001114 	.word	0x20001114
    6308:	20000e84 	.word	0x20000e84
    630c:	2000023f 	.word	0x2000023f
    6310:	20000faa 	.word	0x20000faa
    6314:	000013e9 	.word	0x000013e9
    6318:	20000232 	.word	0x20000232
    631c:	20000236 	.word	0x20000236
    6320:	20000235 	.word	0x20000235
    6324:	20000234 	.word	0x20000234
    6328:	ffffe38e 	.word	0xffffe38e
    632c:	20000233 	.word	0x20000233
    6330:	20000244 	.word	0x20000244
    6334:	2000023e 	.word	0x2000023e

00006338 <PCB_Protect>:
NOTICE			: 独立的强制关闭类保护,只负责关闭,不负责打开,并置位相应保护标志位,这样不会容易逻辑混乱
DATE			: 2016/06/24
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
    6338:	4b13      	ldr	r3, [pc, #76]	; (6388 <PCB_Protect+0x50>)
    633a:	781b      	ldrb	r3, [r3, #0]
    633c:	b25b      	sxtb	r3, r3
    633e:	2b6e      	cmp	r3, #110	; 0x6e
    6340:	dd11      	ble.n	6366 <PCB_Protect+0x2e>
	{
		soft_pcb_ot_cnt++;
    6342:	4b12      	ldr	r3, [pc, #72]	; (638c <PCB_Protect+0x54>)
    6344:	781b      	ldrb	r3, [r3, #0]
    6346:	3301      	adds	r3, #1
    6348:	b2db      	uxtb	r3, r3
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
    634a:	2b08      	cmp	r3, #8
    634c:	d802      	bhi.n	6354 <PCB_Protect+0x1c>
*****************************************************************************/
void PCB_Protect(void)
{
	if(nADC_TMONI_PCB_MAX > TEMP_PCB_PROTECT)
	{
		soft_pcb_ot_cnt++;
    634e:	4a0f      	ldr	r2, [pc, #60]	; (638c <PCB_Protect+0x54>)
    6350:	7013      	strb	r3, [r2, #0]
    6352:	e017      	b.n	6384 <PCB_Protect+0x4c>
		if(soft_pcb_ot_cnt >PROTECT_DELAY_2S) //防抖延迟2S
		{
			soft_pcb_ot_cnt =9; //保持2S位置,这样2S的--会刚好解除
    6354:	2209      	movs	r2, #9
    6356:	4b0d      	ldr	r3, [pc, #52]	; (638c <PCB_Protect+0x54>)
    6358:	701a      	strb	r2, [r3, #0]
			sys_states.val.sys_pcb_ot_flag =1;
    635a:	4a0d      	ldr	r2, [pc, #52]	; (6390 <PCB_Protect+0x58>)
    635c:	7851      	ldrb	r1, [r2, #1]
    635e:	2320      	movs	r3, #32
    6360:	430b      	orrs	r3, r1
    6362:	7053      	strb	r3, [r2, #1]
    6364:	e00e      	b.n	6384 <PCB_Protect+0x4c>
		}
	}
	else
	{
		if(nADC_TMONI_PCB_MAX <TEMP_PCB_PROTECT_CLEAR)
    6366:	2b54      	cmp	r3, #84	; 0x54
    6368:	dc0c      	bgt.n	6384 <PCB_Protect+0x4c>
		{
			if(soft_pcb_ot_cnt >0)
    636a:	4b08      	ldr	r3, [pc, #32]	; (638c <PCB_Protect+0x54>)
    636c:	781b      	ldrb	r3, [r3, #0]
    636e:	2b00      	cmp	r3, #0
    6370:	d003      	beq.n	637a <PCB_Protect+0x42>
			{
				soft_pcb_ot_cnt--;
    6372:	3b01      	subs	r3, #1
    6374:	4a05      	ldr	r2, [pc, #20]	; (638c <PCB_Protect+0x54>)
    6376:	7013      	strb	r3, [r2, #0]
    6378:	e004      	b.n	6384 <PCB_Protect+0x4c>
			}
			else
			{
				sys_states.val.sys_pcb_ot_flag =0;
    637a:	4a05      	ldr	r2, [pc, #20]	; (6390 <PCB_Protect+0x58>)
    637c:	7853      	ldrb	r3, [r2, #1]
    637e:	2120      	movs	r1, #32
    6380:	438b      	bics	r3, r1
    6382:	7053      	strb	r3, [r2, #1]
			}
		}
	}
}
    6384:	4770      	bx	lr
    6386:	46c0      	nop			; (mov r8, r8)
    6388:	20001120 	.word	0x20001120
    638c:	2000023b 	.word	0x2000023b
    6390:	20001140 	.word	0x20001140

00006394 <SOC>:
OUTPUT			: None
NOTICE			: TMIER里面记录
DATE			: 2016/06/24
*****************************************************************************/
void SOC(void)
{
    6394:	b510      	push	{r4, lr}

	int tmp_cap=0;
	int32_t cur;
	cur = nADC_CURRENT*180000;
    6396:	4b26      	ldr	r3, [pc, #152]	; (6430 <SOC+0x9c>)
    6398:	2200      	movs	r2, #0
    639a:	5e9a      	ldrsh	r2, [r3, r2]
    639c:	4b25      	ldr	r3, [pc, #148]	; (6434 <SOC+0xa0>)
    639e:	4353      	muls	r3, r2
	cur >>= 15;
	g_sys_cap.val.cap_cnt+=cur;
    63a0:	4c25      	ldr	r4, [pc, #148]	; (6438 <SOC+0xa4>)
    63a2:	6a22      	ldr	r2, [r4, #32]
    63a4:	13db      	asrs	r3, r3, #15
    63a6:	189b      	adds	r3, r3, r2
    63a8:	6223      	str	r3, [r4, #32]
	tmp_cap=(int)(g_sys_cap.val.cap_cnt/CAP_CNT_VAL);
    63aa:	6a20      	ldr	r0, [r4, #32]
    63ac:	21e1      	movs	r1, #225	; 0xe1
    63ae:	0189      	lsls	r1, r1, #6
    63b0:	4b22      	ldr	r3, [pc, #136]	; (643c <SOC+0xa8>)
    63b2:	4798      	blx	r3
	g_sys_cap.val.cap_cnt=g_sys_cap.val.cap_cnt-(long)(tmp_cap)*CAP_CNT_VAL;
    63b4:	6a22      	ldr	r2, [r4, #32]
    63b6:	4b22      	ldr	r3, [pc, #136]	; (6440 <SOC+0xac>)
    63b8:	4343      	muls	r3, r0
    63ba:	189b      	adds	r3, r3, r2
    63bc:	6223      	str	r3, [r4, #32]
	
    //添加计算累积充电量和累积放电量
	if (tmp_cap >= 0)
    63be:	2800      	cmp	r0, #0
    63c0:	db0c      	blt.n	63dc <SOC+0x48>
	{
		CHG_Val = CHG_Val + tmp_cap;
    63c2:	4a20      	ldr	r2, [pc, #128]	; (6444 <SOC+0xb0>)
    63c4:	6813      	ldr	r3, [r2, #0]
    63c6:	18c3      	adds	r3, r0, r3
    63c8:	6013      	str	r3, [r2, #0]
		if (CHG_Val - CHG_Val_Bak >= 1000 )
    63ca:	4a1f      	ldr	r2, [pc, #124]	; (6448 <SOC+0xb4>)
    63cc:	6812      	ldr	r2, [r2, #0]
    63ce:	1a9a      	subs	r2, r3, r2
    63d0:	491e      	ldr	r1, [pc, #120]	; (644c <SOC+0xb8>)
    63d2:	428a      	cmp	r2, r1
    63d4:	d90e      	bls.n	63f4 <SOC+0x60>
		{
			//Write_Time_or_mAh(CHG_Val,CHG_FLAG);
			CHG_Val_Bak = CHG_Val;
    63d6:	4a1c      	ldr	r2, [pc, #112]	; (6448 <SOC+0xb4>)
    63d8:	6013      	str	r3, [r2, #0]
    63da:	e00b      	b.n	63f4 <SOC+0x60>
		}
		//BatteryState.val.ActionState = 2; // 电池状态设定为充电
	}
	else
	{
		DCH_Val = DCH_Val - tmp_cap;
    63dc:	4a1c      	ldr	r2, [pc, #112]	; (6450 <SOC+0xbc>)
    63de:	6813      	ldr	r3, [r2, #0]
    63e0:	1a1b      	subs	r3, r3, r0
    63e2:	6013      	str	r3, [r2, #0]
		if (DCH_Val - DCH_Val_Bak >=1000 )
    63e4:	4a1b      	ldr	r2, [pc, #108]	; (6454 <SOC+0xc0>)
    63e6:	6812      	ldr	r2, [r2, #0]
    63e8:	1a9a      	subs	r2, r3, r2
    63ea:	4918      	ldr	r1, [pc, #96]	; (644c <SOC+0xb8>)
    63ec:	428a      	cmp	r2, r1
    63ee:	d901      	bls.n	63f4 <SOC+0x60>
		{
			//Write_Time_or_mAh(DCH_Val,DCH_FLAG);
			DCH_Val_Bak = DCH_Val;
    63f0:	4a18      	ldr	r2, [pc, #96]	; (6454 <SOC+0xc0>)
    63f2:	6013      	str	r3, [r2, #0]
		}
		//BatteryState.val.ActionState = 3; // 电池状态设定为放电
	}
	
	if(tmp_cap>-30)
    63f4:	0003      	movs	r3, r0
    63f6:	331d      	adds	r3, #29
    63f8:	db03      	blt.n	6402 <SOC+0x6e>
	{
		g_sys_cap.val.cap_val+=tmp_cap;
    63fa:	4a0f      	ldr	r2, [pc, #60]	; (6438 <SOC+0xa4>)
    63fc:	6853      	ldr	r3, [r2, #4]
    63fe:	18c0      	adds	r0, r0, r3
    6400:	6050      	str	r0, [r2, #4]
	}
	//    if(g_sys_cap.val.cap_val <0)
	//    {
	//        g_sys_cap.val.cap_val =0;
	//    }
	if(g_sys_cap.val.cap_val >0)//修正soc值20161010zzysoc4 如果容量值小于等于零，就使用 g_sys_cap.val.cap_val3储存负容量值
    6402:	4b0d      	ldr	r3, [pc, #52]	; (6438 <SOC+0xa4>)
    6404:	685b      	ldr	r3, [r3, #4]
    6406:	2b00      	cmp	r3, #0
    6408:	dd03      	ble.n	6412 <SOC+0x7e>
	{
		g_sys_cap.val.cap_val3 = 0;
    640a:	2200      	movs	r2, #0
    640c:	4b0a      	ldr	r3, [pc, #40]	; (6438 <SOC+0xa4>)
    640e:	60da      	str	r2, [r3, #12]
    6410:	e00d      	b.n	642e <SOC+0x9a>
	}
	else
	{
		g_sys_cap.val.cap_val3 +=  g_sys_cap.val.cap_val ;
    6412:	4b09      	ldr	r3, [pc, #36]	; (6438 <SOC+0xa4>)
    6414:	6859      	ldr	r1, [r3, #4]
    6416:	68da      	ldr	r2, [r3, #12]
    6418:	188a      	adds	r2, r1, r2
    641a:	60da      	str	r2, [r3, #12]
		g_sys_cap.val.cap_val =0;
    641c:	2200      	movs	r2, #0
    641e:	605a      	str	r2, [r3, #4]
		if(g_sys_cap.val.cap_val3  <-1200 )
    6420:	68da      	ldr	r2, [r3, #12]
    6422:	4b0d      	ldr	r3, [pc, #52]	; (6458 <SOC+0xc4>)
    6424:	429a      	cmp	r2, r3
    6426:	da02      	bge.n	642e <SOC+0x9a>
		{
			g_sys_cap.val.cap_val3  = -1200;
    6428:	001a      	movs	r2, r3
    642a:	4b03      	ldr	r3, [pc, #12]	; (6438 <SOC+0xa4>)
    642c:	60da      	str	r2, [r3, #12]
		}
	}
}
    642e:	bd10      	pop	{r4, pc}
    6430:	20000faa 	.word	0x20000faa
    6434:	0002bf20 	.word	0x0002bf20
    6438:	20000f48 	.word	0x20000f48
    643c:	0000a089 	.word	0x0000a089
    6440:	ffffc7c0 	.word	0xffffc7c0
    6444:	20000f78 	.word	0x20000f78
    6448:	20000f84 	.word	0x20000f84
    644c:	000003e7 	.word	0x000003e7
    6450:	20000fa4 	.word	0x20000fa4
    6454:	20000f90 	.word	0x20000f90
    6458:	fffffb50 	.word	0xfffffb50

0000645c <Sys_250ms_tick>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void Sys_250ms_tick(void)
{
    645c:	b510      	push	{r4, lr}
	sys_250ms_cnt++;
    645e:	4a28      	ldr	r2, [pc, #160]	; (6500 <Sys_250ms_tick+0xa4>)
    6460:	8813      	ldrh	r3, [r2, #0]
    6462:	3301      	adds	r3, #1
    6464:	b29b      	uxth	r3, r3
    6466:	8013      	strh	r3, [r2, #0]
	advance_delay++;
    6468:	4a26      	ldr	r2, [pc, #152]	; (6504 <Sys_250ms_tick+0xa8>)
    646a:	7813      	ldrb	r3, [r2, #0]
    646c:	3301      	adds	r3, #1
    646e:	7013      	strb	r3, [r2, #0]

	SOC();
    6470:	4b25      	ldr	r3, [pc, #148]	; (6508 <Sys_250ms_tick+0xac>)
    6472:	4798      	blx	r3
	if(afe_flags.val.afe_ocd_flag == 1)
    6474:	4b25      	ldr	r3, [pc, #148]	; (650c <Sys_250ms_tick+0xb0>)
    6476:	781b      	ldrb	r3, [r3, #0]
    6478:	069a      	lsls	r2, r3, #26
    647a:	d505      	bpl.n	6488 <Sys_250ms_tick+0x2c>
	{
		AFE_OC_DELAY_CNT++;
    647c:	4924      	ldr	r1, [pc, #144]	; (6510 <Sys_250ms_tick+0xb4>)
    647e:	780a      	ldrb	r2, [r1, #0]
    6480:	3201      	adds	r2, #1
    6482:	b2d2      	uxtb	r2, r2
    6484:	700a      	strb	r2, [r1, #0]
    6486:	e006      	b.n	6496 <Sys_250ms_tick+0x3a>
	}
	else
	{
		if(AFE_OC_DELAY_CNT!=45)//zzy20161026 仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    6488:	4a21      	ldr	r2, [pc, #132]	; (6510 <Sys_250ms_tick+0xb4>)
    648a:	7812      	ldrb	r2, [r2, #0]
    648c:	2a2d      	cmp	r2, #45	; 0x2d
    648e:	d002      	beq.n	6496 <Sys_250ms_tick+0x3a>
		{
			AFE_OC_DELAY_CNT =0;
    6490:	2100      	movs	r1, #0
    6492:	4a1f      	ldr	r2, [pc, #124]	; (6510 <Sys_250ms_tick+0xb4>)
    6494:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_scd_flag == 1)
    6496:	065a      	lsls	r2, r3, #25
    6498:	d505      	bpl.n	64a6 <Sys_250ms_tick+0x4a>
	{
		AFE_SCD_DELAY_CNT++;
    649a:	491e      	ldr	r1, [pc, #120]	; (6514 <Sys_250ms_tick+0xb8>)
    649c:	780a      	ldrb	r2, [r1, #0]
    649e:	3201      	adds	r2, #1
    64a0:	b2d2      	uxtb	r2, r2
    64a2:	700a      	strb	r2, [r1, #0]
    64a4:	e006      	b.n	64b4 <Sys_250ms_tick+0x58>
	}
	else
	{
		if(AFE_SCD_DELAY_CNT!=45)//仅仅只有当插入充电器才会达到45，保存不变，进入恢复
    64a6:	4a1b      	ldr	r2, [pc, #108]	; (6514 <Sys_250ms_tick+0xb8>)
    64a8:	7812      	ldrb	r2, [r2, #0]
    64aa:	2a2d      	cmp	r2, #45	; 0x2d
    64ac:	d002      	beq.n	64b4 <Sys_250ms_tick+0x58>
		{
			AFE_SCD_DELAY_CNT =0;
    64ae:	2100      	movs	r1, #0
    64b0:	4a18      	ldr	r2, [pc, #96]	; (6514 <Sys_250ms_tick+0xb8>)
    64b2:	7011      	strb	r1, [r2, #0]
		}
	}
	if(afe_flags.val.afe_occ_flag == 1)
    64b4:	06db      	lsls	r3, r3, #27
    64b6:	d505      	bpl.n	64c4 <Sys_250ms_tick+0x68>
	{
		AFE_OCC_DELAY_CNT++;
    64b8:	4a17      	ldr	r2, [pc, #92]	; (6518 <Sys_250ms_tick+0xbc>)
    64ba:	7813      	ldrb	r3, [r2, #0]
    64bc:	3301      	adds	r3, #1
    64be:	b2db      	uxtb	r3, r3
    64c0:	7013      	strb	r3, [r2, #0]
    64c2:	e006      	b.n	64d2 <Sys_250ms_tick+0x76>
	}
	else
	{
		if(AFE_OCC_DELAY_CNT!=45)//仅仅只有当拔插充电器与短按键时才会达到45，保存不变，进入恢复
    64c4:	4b14      	ldr	r3, [pc, #80]	; (6518 <Sys_250ms_tick+0xbc>)
    64c6:	781b      	ldrb	r3, [r3, #0]
    64c8:	2b2d      	cmp	r3, #45	; 0x2d
    64ca:	d002      	beq.n	64d2 <Sys_250ms_tick+0x76>
		{
			AFE_OCC_DELAY_CNT =0;
    64cc:	2200      	movs	r2, #0
    64ce:	4b12      	ldr	r3, [pc, #72]	; (6518 <Sys_250ms_tick+0xbc>)
    64d0:	701a      	strb	r2, [r3, #0]
		}
	}
	if(sys_states.val.sys_software_odc == 1)
    64d2:	4b12      	ldr	r3, [pc, #72]	; (651c <Sys_250ms_tick+0xc0>)
    64d4:	781b      	ldrb	r3, [r3, #0]
    64d6:	069a      	lsls	r2, r3, #26
    64d8:	d504      	bpl.n	64e4 <Sys_250ms_tick+0x88>
	{
		OCD_TIMEOUT++;
    64da:	4911      	ldr	r1, [pc, #68]	; (6520 <Sys_250ms_tick+0xc4>)
    64dc:	880a      	ldrh	r2, [r1, #0]
    64de:	3201      	adds	r2, #1
    64e0:	800a      	strh	r2, [r1, #0]
    64e2:	e002      	b.n	64ea <Sys_250ms_tick+0x8e>
	}
	else
	{
		OCD_TIMEOUT =0;
    64e4:	2100      	movs	r1, #0
    64e6:	4a0e      	ldr	r2, [pc, #56]	; (6520 <Sys_250ms_tick+0xc4>)
    64e8:	8011      	strh	r1, [r2, #0]
	}
	if(sys_states.val.sys_software_occ == 1)
    64ea:	06db      	lsls	r3, r3, #27
    64ec:	d504      	bpl.n	64f8 <Sys_250ms_tick+0x9c>
	{
		OCC_TIMEOUT++;
    64ee:	4a0d      	ldr	r2, [pc, #52]	; (6524 <Sys_250ms_tick+0xc8>)
    64f0:	8813      	ldrh	r3, [r2, #0]
    64f2:	3301      	adds	r3, #1
    64f4:	8013      	strh	r3, [r2, #0]
    64f6:	e002      	b.n	64fe <Sys_250ms_tick+0xa2>
	}
	else
	{
		OCC_TIMEOUT =0;
    64f8:	2200      	movs	r2, #0
    64fa:	4b0a      	ldr	r3, [pc, #40]	; (6524 <Sys_250ms_tick+0xc8>)
    64fc:	801a      	strh	r2, [r3, #0]
	}
	
	//SysLED_Display();
}
    64fe:	bd10      	pop	{r4, pc}
    6500:	2000022e 	.word	0x2000022e
    6504:	2000023a 	.word	0x2000023a
    6508:	00006395 	.word	0x00006395
    650c:	2000111c 	.word	0x2000111c
    6510:	20001146 	.word	0x20001146
    6514:	20001142 	.word	0x20001142
    6518:	2000111a 	.word	0x2000111a
    651c:	20001140 	.word	0x20001140
    6520:	20000244 	.word	0x20000244
    6524:	20000236 	.word	0x20000236

00006528 <SOC_Flag>:
}

void SOC_Flag(void)
{
	//更新SOC状态
	if ( g_sys_cap.val.re_cap_rate == 100 )
    6528:	4b1d      	ldr	r3, [pc, #116]	; (65a0 <SOC_Flag+0x78>)
    652a:	7c9b      	ldrb	r3, [r3, #18]
    652c:	2b64      	cmp	r3, #100	; 0x64
    652e:	d107      	bne.n	6540 <SOC_Flag+0x18>
	{
		BatteryState.val.SocState = 1 ; //SOC状态设置为满充电
    6530:	491c      	ldr	r1, [pc, #112]	; (65a4 <SOC_Flag+0x7c>)
    6532:	780b      	ldrb	r3, [r1, #0]
    6534:	220c      	movs	r2, #12
    6536:	4393      	bics	r3, r2
    6538:	2204      	movs	r2, #4
    653a:	4313      	orrs	r3, r2
    653c:	700b      	strb	r3, [r1, #0]
    653e:	e02e      	b.n	659e <SOC_Flag+0x76>
	}
	else if ( g_sys_cap.val.re_cap_rate == 0 )
    6540:	4b17      	ldr	r3, [pc, #92]	; (65a0 <SOC_Flag+0x78>)
    6542:	7c9b      	ldrb	r3, [r3, #18]
    6544:	2b00      	cmp	r3, #0
    6546:	d107      	bne.n	6558 <SOC_Flag+0x30>
	{
		BatteryState.val.SocState = 2 ; //SOC状态设置放电终止
    6548:	4916      	ldr	r1, [pc, #88]	; (65a4 <SOC_Flag+0x7c>)
    654a:	780b      	ldrb	r3, [r1, #0]
    654c:	220c      	movs	r2, #12
    654e:	4393      	bics	r3, r2
    6550:	2208      	movs	r2, #8
    6552:	4313      	orrs	r3, r2
    6554:	700b      	strb	r3, [r1, #0]
    6556:	e022      	b.n	659e <SOC_Flag+0x76>
	}
	else 
	{
		if ( BatteryState.val.SocState == 1 )
    6558:	4b12      	ldr	r3, [pc, #72]	; (65a4 <SOC_Flag+0x7c>)
    655a:	781b      	ldrb	r3, [r3, #0]
    655c:	220c      	movs	r2, #12
    655e:	4013      	ands	r3, r2
    6560:	2b04      	cmp	r3, #4
    6562:	d10a      	bne.n	657a <SOC_Flag+0x52>
		{
			if (g_sys_cap.val.re_cap_rate < (100-CHG_Release_Soc))
    6564:	4b0e      	ldr	r3, [pc, #56]	; (65a0 <SOC_Flag+0x78>)
    6566:	7c9b      	ldrb	r3, [r3, #18]
    6568:	b2db      	uxtb	r3, r3
    656a:	2b5e      	cmp	r3, #94	; 0x5e
    656c:	d817      	bhi.n	659e <SOC_Flag+0x76>
			{
				BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    656e:	4a0d      	ldr	r2, [pc, #52]	; (65a4 <SOC_Flag+0x7c>)
    6570:	7813      	ldrb	r3, [r2, #0]
    6572:	210c      	movs	r1, #12
    6574:	438b      	bics	r3, r1
    6576:	7013      	strb	r3, [r2, #0]
    6578:	e011      	b.n	659e <SOC_Flag+0x76>
			} 
		}
		else if (BatteryState.val.SocState == 2)
    657a:	2b08      	cmp	r3, #8
    657c:	d10a      	bne.n	6594 <SOC_Flag+0x6c>
		{
			if (g_sys_cap.val.re_cap_rate > 5)
    657e:	4b08      	ldr	r3, [pc, #32]	; (65a0 <SOC_Flag+0x78>)
    6580:	7c9b      	ldrb	r3, [r3, #18]
    6582:	b2db      	uxtb	r3, r3
    6584:	2b05      	cmp	r3, #5
    6586:	d90a      	bls.n	659e <SOC_Flag+0x76>
			{
				BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    6588:	4a06      	ldr	r2, [pc, #24]	; (65a4 <SOC_Flag+0x7c>)
    658a:	7813      	ldrb	r3, [r2, #0]
    658c:	210c      	movs	r1, #12
    658e:	438b      	bics	r3, r1
    6590:	7013      	strb	r3, [r2, #0]
    6592:	e004      	b.n	659e <SOC_Flag+0x76>
			}
		}
		else
		{
			BatteryState.val.SocState = 0 ; //SOC状态设置为其他
    6594:	4a03      	ldr	r2, [pc, #12]	; (65a4 <SOC_Flag+0x7c>)
    6596:	7813      	ldrb	r3, [r2, #0]
    6598:	210c      	movs	r1, #12
    659a:	438b      	bics	r3, r1
    659c:	7013      	strb	r3, [r2, #0]
		}
	}
}
    659e:	4770      	bx	lr
    65a0:	20000f48 	.word	0x20000f48
    65a4:	20001144 	.word	0x20001144

000065a8 <Flag_Process>:
	}
}


void Flag_Process(void)
{
    65a8:	b510      	push	{r4, lr}
	SOC_Flag();    //更新SOC标志位
    65aa:	4b01      	ldr	r3, [pc, #4]	; (65b0 <Flag_Process+0x8>)
    65ac:	4798      	blx	r3
		
}
    65ae:	bd10      	pop	{r4, pc}
    65b0:	00006529 	.word	0x00006529

000065b4 <OCHG_Flag>:
	Action_Flag();
}

void OCHG_Flag(void)
{
	if (nADC_CELL_MAX > OCHG_P3_VOL)    //过充电保护3
    65b4:	4b3a      	ldr	r3, [pc, #232]	; (66a0 <OCHG_Flag+0xec>)
    65b6:	881b      	ldrh	r3, [r3, #0]
    65b8:	4a3a      	ldr	r2, [pc, #232]	; (66a4 <OCHG_Flag+0xf0>)
    65ba:	4293      	cmp	r3, r2
    65bc:	d90f      	bls.n	65de <OCHG_Flag+0x2a>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_on_cnt;
    65be:	4a3a      	ldr	r2, [pc, #232]	; (66a8 <OCHG_Flag+0xf4>)
    65c0:	8812      	ldrh	r2, [r2, #0]
    65c2:	493a      	ldr	r1, [pc, #232]	; (66ac <OCHG_Flag+0xf8>)
    65c4:	8809      	ldrh	r1, [r1, #0]
    65c6:	1a52      	subs	r2, r2, r1
    65c8:	b292      	uxth	r2, r2
    65ca:	4939      	ldr	r1, [pc, #228]	; (66b0 <OCHG_Flag+0xfc>)
    65cc:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_2S)
    65ce:	2a08      	cmp	r2, #8
    65d0:	d909      	bls.n	65e6 <OCHG_Flag+0x32>
		{
			AbnormalState.val.OCHG_Protect3 = 1;
    65d2:	4938      	ldr	r1, [pc, #224]	; (66b4 <OCHG_Flag+0x100>)
    65d4:	7808      	ldrb	r0, [r1, #0]
    65d6:	2201      	movs	r2, #1
    65d8:	4302      	orrs	r2, r0
    65da:	700a      	strb	r2, [r1, #0]
    65dc:	e003      	b.n	65e6 <OCHG_Flag+0x32>
		}
	}
	else
	{
		OCHG_P3_on_cnt = sys_250ms_cnt;
    65de:	4a32      	ldr	r2, [pc, #200]	; (66a8 <OCHG_Flag+0xf4>)
    65e0:	8811      	ldrh	r1, [r2, #0]
    65e2:	4a32      	ldr	r2, [pc, #200]	; (66ac <OCHG_Flag+0xf8>)
    65e4:	8011      	strh	r1, [r2, #0]
		
	}
	
	if (nADC_CELL_MAX < OCHG_D3_VOL)    //解除过充电保护3
    65e6:	4a34      	ldr	r2, [pc, #208]	; (66b8 <OCHG_Flag+0x104>)
    65e8:	4293      	cmp	r3, r2
    65ea:	d80f      	bhi.n	660c <OCHG_Flag+0x58>
	{
		OCHG_P3_cnt = sys_250ms_cnt - OCHG_P3_off_cnt;
    65ec:	4a2e      	ldr	r2, [pc, #184]	; (66a8 <OCHG_Flag+0xf4>)
    65ee:	8812      	ldrh	r2, [r2, #0]
    65f0:	4932      	ldr	r1, [pc, #200]	; (66bc <OCHG_Flag+0x108>)
    65f2:	8809      	ldrh	r1, [r1, #0]
    65f4:	1a52      	subs	r2, r2, r1
    65f6:	b292      	uxth	r2, r2
    65f8:	492d      	ldr	r1, [pc, #180]	; (66b0 <OCHG_Flag+0xfc>)
    65fa:	800a      	strh	r2, [r1, #0]
		if (OCHG_P3_cnt > PROTECT_DELAY_3S)
    65fc:	2a0c      	cmp	r2, #12
    65fe:	d909      	bls.n	6614 <OCHG_Flag+0x60>
		{
			AbnormalState.val.OCHG_Protect3 = 0;
    6600:	492c      	ldr	r1, [pc, #176]	; (66b4 <OCHG_Flag+0x100>)
    6602:	780a      	ldrb	r2, [r1, #0]
    6604:	2001      	movs	r0, #1
    6606:	4382      	bics	r2, r0
    6608:	700a      	strb	r2, [r1, #0]
    660a:	e003      	b.n	6614 <OCHG_Flag+0x60>
		}
	}
	else
	{
		OCHG_P3_off_cnt = sys_250ms_cnt;
    660c:	4a26      	ldr	r2, [pc, #152]	; (66a8 <OCHG_Flag+0xf4>)
    660e:	8811      	ldrh	r1, [r2, #0]
    6610:	4a2a      	ldr	r2, [pc, #168]	; (66bc <OCHG_Flag+0x108>)
    6612:	8011      	strh	r1, [r2, #0]
	}
	
	
	if (nADC_CELL_MAX > OCHG_P4_VOL)    //过充电保护4
    6614:	4a2a      	ldr	r2, [pc, #168]	; (66c0 <OCHG_Flag+0x10c>)
    6616:	4293      	cmp	r3, r2
    6618:	d90f      	bls.n	663a <OCHG_Flag+0x86>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_on_cnt;
    661a:	4a23      	ldr	r2, [pc, #140]	; (66a8 <OCHG_Flag+0xf4>)
    661c:	8812      	ldrh	r2, [r2, #0]
    661e:	4929      	ldr	r1, [pc, #164]	; (66c4 <OCHG_Flag+0x110>)
    6620:	8809      	ldrh	r1, [r1, #0]
    6622:	1a52      	subs	r2, r2, r1
    6624:	b292      	uxth	r2, r2
    6626:	4928      	ldr	r1, [pc, #160]	; (66c8 <OCHG_Flag+0x114>)
    6628:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_2S)
    662a:	2a08      	cmp	r2, #8
    662c:	d909      	bls.n	6642 <OCHG_Flag+0x8e>
		{
			AbnormalState.val.OCHG_Protect4 = 1;
    662e:	4921      	ldr	r1, [pc, #132]	; (66b4 <OCHG_Flag+0x100>)
    6630:	7808      	ldrb	r0, [r1, #0]
    6632:	2202      	movs	r2, #2
    6634:	4302      	orrs	r2, r0
    6636:	700a      	strb	r2, [r1, #0]
    6638:	e003      	b.n	6642 <OCHG_Flag+0x8e>
		}
	}
	else
	{
		OCHG_P4_on_cnt = sys_250ms_cnt;
    663a:	4a1b      	ldr	r2, [pc, #108]	; (66a8 <OCHG_Flag+0xf4>)
    663c:	8811      	ldrh	r1, [r2, #0]
    663e:	4a21      	ldr	r2, [pc, #132]	; (66c4 <OCHG_Flag+0x110>)
    6640:	8011      	strh	r1, [r2, #0]

	}
	
	if (nADC_CELL_MAX < OCHG_D4_VOL)    //解除过充电保护4
    6642:	4a22      	ldr	r2, [pc, #136]	; (66cc <OCHG_Flag+0x118>)
    6644:	4293      	cmp	r3, r2
    6646:	d80f      	bhi.n	6668 <OCHG_Flag+0xb4>
	{
		OCHG_P4_cnt = sys_250ms_cnt - OCHG_P4_off_cnt;
    6648:	4a17      	ldr	r2, [pc, #92]	; (66a8 <OCHG_Flag+0xf4>)
    664a:	8812      	ldrh	r2, [r2, #0]
    664c:	4920      	ldr	r1, [pc, #128]	; (66d0 <OCHG_Flag+0x11c>)
    664e:	8809      	ldrh	r1, [r1, #0]
    6650:	1a52      	subs	r2, r2, r1
    6652:	b292      	uxth	r2, r2
    6654:	491c      	ldr	r1, [pc, #112]	; (66c8 <OCHG_Flag+0x114>)
    6656:	800a      	strh	r2, [r1, #0]
		if (OCHG_P4_cnt > PROTECT_DELAY_3S)
    6658:	2a0c      	cmp	r2, #12
    665a:	d909      	bls.n	6670 <OCHG_Flag+0xbc>
		{
			AbnormalState.val.OCHG_Protect4 = 0;
    665c:	4915      	ldr	r1, [pc, #84]	; (66b4 <OCHG_Flag+0x100>)
    665e:	780a      	ldrb	r2, [r1, #0]
    6660:	2002      	movs	r0, #2
    6662:	4382      	bics	r2, r0
    6664:	700a      	strb	r2, [r1, #0]
    6666:	e003      	b.n	6670 <OCHG_Flag+0xbc>
		}
	}
	else
	{
		OCHG_P4_off_cnt = sys_250ms_cnt;
    6668:	4a0f      	ldr	r2, [pc, #60]	; (66a8 <OCHG_Flag+0xf4>)
    666a:	8811      	ldrh	r1, [r2, #0]
    666c:	4a18      	ldr	r2, [pc, #96]	; (66d0 <OCHG_Flag+0x11c>)
    666e:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MAX > OCHG_P5_VOL)    //过充电保护5
    6670:	4a18      	ldr	r2, [pc, #96]	; (66d4 <OCHG_Flag+0x120>)
    6672:	4293      	cmp	r3, r2
    6674:	d90f      	bls.n	6696 <OCHG_Flag+0xe2>
	{
		//OCHG_P5_off_cnt = sys_250ms_cnt;
		OCHG_P5_cnt = sys_250ms_cnt - OCHG_P5_on_cnt;
    6676:	4b0c      	ldr	r3, [pc, #48]	; (66a8 <OCHG_Flag+0xf4>)
    6678:	881b      	ldrh	r3, [r3, #0]
    667a:	4a17      	ldr	r2, [pc, #92]	; (66d8 <OCHG_Flag+0x124>)
    667c:	8812      	ldrh	r2, [r2, #0]
    667e:	1a9b      	subs	r3, r3, r2
    6680:	b29b      	uxth	r3, r3
    6682:	4a16      	ldr	r2, [pc, #88]	; (66dc <OCHG_Flag+0x128>)
    6684:	8013      	strh	r3, [r2, #0]
		if (OCHG_P5_cnt > PROTECT_DELAY_2S)
    6686:	2b08      	cmp	r3, #8
    6688:	d909      	bls.n	669e <OCHG_Flag+0xea>
		{
			AbnormalState.val.OCHG_Protect5 = 1;
    668a:	4a0a      	ldr	r2, [pc, #40]	; (66b4 <OCHG_Flag+0x100>)
    668c:	7811      	ldrb	r1, [r2, #0]
    668e:	2304      	movs	r3, #4
    6690:	430b      	orrs	r3, r1
    6692:	7013      	strb	r3, [r2, #0]
    6694:	e003      	b.n	669e <OCHG_Flag+0xea>
		}
	}
	else
	{
		OCHG_P5_on_cnt = sys_250ms_cnt;
    6696:	4b04      	ldr	r3, [pc, #16]	; (66a8 <OCHG_Flag+0xf4>)
    6698:	881a      	ldrh	r2, [r3, #0]
    669a:	4b0f      	ldr	r3, [pc, #60]	; (66d8 <OCHG_Flag+0x124>)
    669c:	801a      	strh	r2, [r3, #0]
		//if (OCHG_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.OCHG_Protect5 = 0;
		//}
	}
}
    669e:	4770      	bx	lr
    66a0:	20000f7c 	.word	0x20000f7c
    66a4:	0000353f 	.word	0x0000353f
    66a8:	2000022e 	.word	0x2000022e
    66ac:	20000e0c 	.word	0x20000e0c
    66b0:	20000dd8 	.word	0x20000dd8
    66b4:	20000f8c 	.word	0x20000f8c
    66b8:	000034bb 	.word	0x000034bb
    66bc:	20000dec 	.word	0x20000dec
    66c0:	00003666 	.word	0x00003666
    66c4:	20000dce 	.word	0x20000dce
    66c8:	20000e08 	.word	0x20000e08
    66cc:	000035c2 	.word	0x000035c2
    66d0:	20000dd4 	.word	0x20000dd4
    66d4:	0000370a 	.word	0x0000370a
    66d8:	20000e2c 	.word	0x20000e2c
    66dc:	20000e0a 	.word	0x20000e0a

000066e0 <ODCH_Flag>:

void ODCH_Flag(void)
{
	if (nADC_CELL_MIN < ODCH_P3_VOL)    //过放电保护3
    66e0:	4b3a      	ldr	r3, [pc, #232]	; (67cc <ODCH_Flag+0xec>)
    66e2:	881b      	ldrh	r3, [r3, #0]
    66e4:	4a3a      	ldr	r2, [pc, #232]	; (67d0 <ODCH_Flag+0xf0>)
    66e6:	4293      	cmp	r3, r2
    66e8:	d80f      	bhi.n	670a <ODCH_Flag+0x2a>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_on_cnt;
    66ea:	4a3a      	ldr	r2, [pc, #232]	; (67d4 <ODCH_Flag+0xf4>)
    66ec:	8812      	ldrh	r2, [r2, #0]
    66ee:	493a      	ldr	r1, [pc, #232]	; (67d8 <ODCH_Flag+0xf8>)
    66f0:	8809      	ldrh	r1, [r1, #0]
    66f2:	1a52      	subs	r2, r2, r1
    66f4:	b292      	uxth	r2, r2
    66f6:	4939      	ldr	r1, [pc, #228]	; (67dc <ODCH_Flag+0xfc>)
    66f8:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_2S)
    66fa:	2a08      	cmp	r2, #8
    66fc:	d909      	bls.n	6712 <ODCH_Flag+0x32>
		{
			AbnormalState.val.ODCH_Protect3 = 1;
    66fe:	4938      	ldr	r1, [pc, #224]	; (67e0 <ODCH_Flag+0x100>)
    6700:	7808      	ldrb	r0, [r1, #0]
    6702:	2208      	movs	r2, #8
    6704:	4302      	orrs	r2, r0
    6706:	700a      	strb	r2, [r1, #0]
    6708:	e003      	b.n	6712 <ODCH_Flag+0x32>
		}
	}
	else
	{
		ODCH_P3_on_cnt = sys_250ms_cnt;
    670a:	4a32      	ldr	r2, [pc, #200]	; (67d4 <ODCH_Flag+0xf4>)
    670c:	8811      	ldrh	r1, [r2, #0]
    670e:	4a32      	ldr	r2, [pc, #200]	; (67d8 <ODCH_Flag+0xf8>)
    6710:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D3_VOL)    //解除过放电保护3
    6712:	4a34      	ldr	r2, [pc, #208]	; (67e4 <ODCH_Flag+0x104>)
    6714:	4293      	cmp	r3, r2
    6716:	d90f      	bls.n	6738 <ODCH_Flag+0x58>
	{
		ODCH_P3_cnt = sys_250ms_cnt - ODCH_P3_off_cnt;
    6718:	4a2e      	ldr	r2, [pc, #184]	; (67d4 <ODCH_Flag+0xf4>)
    671a:	8812      	ldrh	r2, [r2, #0]
    671c:	4932      	ldr	r1, [pc, #200]	; (67e8 <ODCH_Flag+0x108>)
    671e:	8809      	ldrh	r1, [r1, #0]
    6720:	1a52      	subs	r2, r2, r1
    6722:	b292      	uxth	r2, r2
    6724:	492d      	ldr	r1, [pc, #180]	; (67dc <ODCH_Flag+0xfc>)
    6726:	800a      	strh	r2, [r1, #0]
		if (ODCH_P3_cnt > PROTECT_DELAY_3S)
    6728:	2a0c      	cmp	r2, #12
    672a:	d909      	bls.n	6740 <ODCH_Flag+0x60>
		{
			AbnormalState.val.ODCH_Protect3 = 0;
    672c:	492c      	ldr	r1, [pc, #176]	; (67e0 <ODCH_Flag+0x100>)
    672e:	780a      	ldrb	r2, [r1, #0]
    6730:	2008      	movs	r0, #8
    6732:	4382      	bics	r2, r0
    6734:	700a      	strb	r2, [r1, #0]
    6736:	e003      	b.n	6740 <ODCH_Flag+0x60>
		}
	}
	else
	{
		ODCH_P3_off_cnt = sys_250ms_cnt;
    6738:	4a26      	ldr	r2, [pc, #152]	; (67d4 <ODCH_Flag+0xf4>)
    673a:	8811      	ldrh	r1, [r2, #0]
    673c:	4a2a      	ldr	r2, [pc, #168]	; (67e8 <ODCH_Flag+0x108>)
    673e:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P4_VOL)    //过放电保护4
    6740:	4a2a      	ldr	r2, [pc, #168]	; (67ec <ODCH_Flag+0x10c>)
    6742:	4293      	cmp	r3, r2
    6744:	d80f      	bhi.n	6766 <ODCH_Flag+0x86>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_on_cnt;
    6746:	4a23      	ldr	r2, [pc, #140]	; (67d4 <ODCH_Flag+0xf4>)
    6748:	8812      	ldrh	r2, [r2, #0]
    674a:	4929      	ldr	r1, [pc, #164]	; (67f0 <ODCH_Flag+0x110>)
    674c:	8809      	ldrh	r1, [r1, #0]
    674e:	1a52      	subs	r2, r2, r1
    6750:	b292      	uxth	r2, r2
    6752:	4928      	ldr	r1, [pc, #160]	; (67f4 <ODCH_Flag+0x114>)
    6754:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_2S)
    6756:	2a08      	cmp	r2, #8
    6758:	d909      	bls.n	676e <ODCH_Flag+0x8e>
		{
			AbnormalState.val.ODCH_Protect4 = 1;
    675a:	4921      	ldr	r1, [pc, #132]	; (67e0 <ODCH_Flag+0x100>)
    675c:	7808      	ldrb	r0, [r1, #0]
    675e:	2210      	movs	r2, #16
    6760:	4302      	orrs	r2, r0
    6762:	700a      	strb	r2, [r1, #0]
    6764:	e003      	b.n	676e <ODCH_Flag+0x8e>
		}
	}
	else
	{
		ODCH_P4_on_cnt = sys_250ms_cnt;
    6766:	4a1b      	ldr	r2, [pc, #108]	; (67d4 <ODCH_Flag+0xf4>)
    6768:	8811      	ldrh	r1, [r2, #0]
    676a:	4a21      	ldr	r2, [pc, #132]	; (67f0 <ODCH_Flag+0x110>)
    676c:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN > ODCH_D4_VOL)    //解除过放电保护4
    676e:	4a1d      	ldr	r2, [pc, #116]	; (67e4 <ODCH_Flag+0x104>)
    6770:	4293      	cmp	r3, r2
    6772:	d90f      	bls.n	6794 <ODCH_Flag+0xb4>
	{
		ODCH_P4_cnt = sys_250ms_cnt - ODCH_P4_off_cnt;
    6774:	4a17      	ldr	r2, [pc, #92]	; (67d4 <ODCH_Flag+0xf4>)
    6776:	8812      	ldrh	r2, [r2, #0]
    6778:	491f      	ldr	r1, [pc, #124]	; (67f8 <ODCH_Flag+0x118>)
    677a:	8809      	ldrh	r1, [r1, #0]
    677c:	1a52      	subs	r2, r2, r1
    677e:	b292      	uxth	r2, r2
    6780:	491c      	ldr	r1, [pc, #112]	; (67f4 <ODCH_Flag+0x114>)
    6782:	800a      	strh	r2, [r1, #0]
		if (ODCH_P4_cnt > PROTECT_DELAY_3S)
    6784:	2a0c      	cmp	r2, #12
    6786:	d909      	bls.n	679c <ODCH_Flag+0xbc>
		{
			AbnormalState.val.ODCH_Protect4 = 0;
    6788:	4915      	ldr	r1, [pc, #84]	; (67e0 <ODCH_Flag+0x100>)
    678a:	780a      	ldrb	r2, [r1, #0]
    678c:	2010      	movs	r0, #16
    678e:	4382      	bics	r2, r0
    6790:	700a      	strb	r2, [r1, #0]
    6792:	e003      	b.n	679c <ODCH_Flag+0xbc>
		}
	}
	else
	{
		ODCH_P4_off_cnt = sys_250ms_cnt;
    6794:	4a0f      	ldr	r2, [pc, #60]	; (67d4 <ODCH_Flag+0xf4>)
    6796:	8811      	ldrh	r1, [r2, #0]
    6798:	4a17      	ldr	r2, [pc, #92]	; (67f8 <ODCH_Flag+0x118>)
    679a:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CELL_MIN < ODCH_P5_VOL)    //过放电保护5
    679c:	4a17      	ldr	r2, [pc, #92]	; (67fc <ODCH_Flag+0x11c>)
    679e:	4293      	cmp	r3, r2
    67a0:	d80f      	bhi.n	67c2 <ODCH_Flag+0xe2>
	{
		//ODCH_P5_off_cnt = sys_250ms_cnt;
		ODCH_P5_cnt = sys_250ms_cnt - ODCH_P5_on_cnt;
    67a2:	4b0c      	ldr	r3, [pc, #48]	; (67d4 <ODCH_Flag+0xf4>)
    67a4:	881b      	ldrh	r3, [r3, #0]
    67a6:	4a16      	ldr	r2, [pc, #88]	; (6800 <ODCH_Flag+0x120>)
    67a8:	8812      	ldrh	r2, [r2, #0]
    67aa:	1a9b      	subs	r3, r3, r2
    67ac:	b29b      	uxth	r3, r3
    67ae:	4a15      	ldr	r2, [pc, #84]	; (6804 <ODCH_Flag+0x124>)
    67b0:	8013      	strh	r3, [r2, #0]
		if (ODCH_P5_cnt > PROTECT_DELAY_2S)
    67b2:	2b08      	cmp	r3, #8
    67b4:	d909      	bls.n	67ca <ODCH_Flag+0xea>
		{
			AbnormalState.val.ODCH_Protect5 = 1;
    67b6:	4a0a      	ldr	r2, [pc, #40]	; (67e0 <ODCH_Flag+0x100>)
    67b8:	7811      	ldrb	r1, [r2, #0]
    67ba:	2320      	movs	r3, #32
    67bc:	430b      	orrs	r3, r1
    67be:	7013      	strb	r3, [r2, #0]
    67c0:	e003      	b.n	67ca <ODCH_Flag+0xea>
		}
	}
	else
	{
		ODCH_P5_on_cnt = sys_250ms_cnt;
    67c2:	4b04      	ldr	r3, [pc, #16]	; (67d4 <ODCH_Flag+0xf4>)
    67c4:	881a      	ldrh	r2, [r3, #0]
    67c6:	4b0e      	ldr	r3, [pc, #56]	; (6800 <ODCH_Flag+0x120>)
    67c8:	801a      	strh	r2, [r3, #0]
		//if (ODCH_P5_cnt > PROTECT_DELAY_3S)
		//{
			////AbnormalState.val.ODCH_Protect5 = 0;
		//}
	}
}
    67ca:	4770      	bx	lr
    67cc:	20000f42 	.word	0x20000f42
    67d0:	00002665 	.word	0x00002665
    67d4:	2000022e 	.word	0x2000022e
    67d8:	20000dd0 	.word	0x20000dd0
    67dc:	20000dde 	.word	0x20000dde
    67e0:	20000f8c 	.word	0x20000f8c
    67e4:	000028f6 	.word	0x000028f6
    67e8:	20000ddc 	.word	0x20000ddc
    67ec:	000023d6 	.word	0x000023d6
    67f0:	20000e0e 	.word	0x20000e0e
    67f4:	20000df6 	.word	0x20000df6
    67f8:	20000e24 	.word	0x20000e24
    67fc:	00001fff 	.word	0x00001fff
    6800:	20000e10 	.word	0x20000e10
    6804:	20000dda 	.word	0x20000dda

00006808 <OCC_Flag>:

void OCC_Flag(void)
{
    6808:	b570      	push	{r4, r5, r6, lr}
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
    680a:	4b51      	ldr	r3, [pc, #324]	; (6950 <OCC_Flag+0x148>)
    680c:	2200      	movs	r2, #0
    680e:	569a      	ldrsb	r2, [r3, r2]
    6810:	4b50      	ldr	r3, [pc, #320]	; (6954 <OCC_Flag+0x14c>)
    6812:	781b      	ldrb	r3, [r3, #0]
    6814:	b25b      	sxtb	r3, r3
    6816:	18d3      	adds	r3, r2, r3
    6818:	0fda      	lsrs	r2, r3, #31
    681a:	18d3      	adds	r3, r2, r3
    681c:	105b      	asrs	r3, r3, #1
    681e:	b25b      	sxtb	r3, r3
	int16_t Limit_Current = 0;
	if (temp > 10)
    6820:	2b0a      	cmp	r3, #10
    6822:	dc03      	bgt.n	682c <OCC_Flag+0x24>
	{
		Limit_Current = CURRENT_CHG1A * 30;
	}
	else if (temp > 0)
    6824:	2b00      	cmp	r3, #0
    6826:	dc03      	bgt.n	6830 <OCC_Flag+0x28>
	{
		Limit_Current = CURRENT_CHG1A * 15;
	}
	else if (temp > -10)
	{
		Limit_Current = CURRENT_CHG1A * 10;
    6828:	484b      	ldr	r0, [pc, #300]	; (6958 <OCC_Flag+0x150>)
    682a:	e002      	b.n	6832 <OCC_Flag+0x2a>
	//int8_t temp = ( TEMP_3_BAT + TEMP_4_BAT + TEMP_5_BAT )/3 ;
	int8_t temp = ( nADC_TMONI_BAT_MAX + nADC_TMONI_BAT_MIN )/2;
	int16_t Limit_Current = 0;
	if (temp > 10)
	{
		Limit_Current = CURRENT_CHG1A * 30;
    682c:	484b      	ldr	r0, [pc, #300]	; (695c <OCC_Flag+0x154>)
    682e:	e000      	b.n	6832 <OCC_Flag+0x2a>
	}
	else if (temp > 0)
	{
		Limit_Current = CURRENT_CHG1A * 15;
    6830:	484b      	ldr	r0, [pc, #300]	; (6960 <OCC_Flag+0x158>)
	{
		Limit_Current = CURRENT_CHG1A * 10;
	}
	
	
	if (nADC_CURRENT > ( Limit_Current *12 / 10 ) )    //充电过电流保护3
    6832:	4b4c      	ldr	r3, [pc, #304]	; (6964 <OCC_Flag+0x15c>)
    6834:	2500      	movs	r5, #0
    6836:	5f5d      	ldrsh	r5, [r3, r5]
    6838:	0004      	movs	r4, r0
    683a:	0043      	lsls	r3, r0, #1
    683c:	1818      	adds	r0, r3, r0
    683e:	0080      	lsls	r0, r0, #2
    6840:	210a      	movs	r1, #10
    6842:	4b49      	ldr	r3, [pc, #292]	; (6968 <OCC_Flag+0x160>)
    6844:	4798      	blx	r3
    6846:	0006      	movs	r6, r0
    6848:	4285      	cmp	r5, r0
    684a:	dd0f      	ble.n	686c <OCC_Flag+0x64>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_on_cnt;
    684c:	4b47      	ldr	r3, [pc, #284]	; (696c <OCC_Flag+0x164>)
    684e:	881b      	ldrh	r3, [r3, #0]
    6850:	4a47      	ldr	r2, [pc, #284]	; (6970 <OCC_Flag+0x168>)
    6852:	8812      	ldrh	r2, [r2, #0]
    6854:	1a9b      	subs	r3, r3, r2
    6856:	b29b      	uxth	r3, r3
    6858:	4a46      	ldr	r2, [pc, #280]	; (6974 <OCC_Flag+0x16c>)
    685a:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_2S)
    685c:	2b08      	cmp	r3, #8
    685e:	d909      	bls.n	6874 <OCC_Flag+0x6c>
		{
			AbnormalState.val.OCC_Protect3 = 1;
    6860:	4a45      	ldr	r2, [pc, #276]	; (6978 <OCC_Flag+0x170>)
    6862:	7811      	ldrb	r1, [r2, #0]
    6864:	2340      	movs	r3, #64	; 0x40
    6866:	430b      	orrs	r3, r1
    6868:	7013      	strb	r3, [r2, #0]
    686a:	e003      	b.n	6874 <OCC_Flag+0x6c>
		}
	}
	else
	{
		OCC_P3_on_cnt = sys_250ms_cnt;
    686c:	4b3f      	ldr	r3, [pc, #252]	; (696c <OCC_Flag+0x164>)
    686e:	881a      	ldrh	r2, [r3, #0]
    6870:	4b3f      	ldr	r3, [pc, #252]	; (6970 <OCC_Flag+0x168>)
    6872:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *11 / 10 ) )    //解除充电过电流保护3
    6874:	00a0      	lsls	r0, r4, #2
    6876:	1900      	adds	r0, r0, r4
    6878:	0040      	lsls	r0, r0, #1
    687a:	1900      	adds	r0, r0, r4
    687c:	210a      	movs	r1, #10
    687e:	4b3a      	ldr	r3, [pc, #232]	; (6968 <OCC_Flag+0x160>)
    6880:	4798      	blx	r3
    6882:	4285      	cmp	r5, r0
    6884:	dc0f      	bgt.n	68a6 <OCC_Flag+0x9e>
	{
		OCC_P3_cnt = sys_250ms_cnt - OCC_P3_off_cnt;
    6886:	4b39      	ldr	r3, [pc, #228]	; (696c <OCC_Flag+0x164>)
    6888:	881b      	ldrh	r3, [r3, #0]
    688a:	4a3c      	ldr	r2, [pc, #240]	; (697c <OCC_Flag+0x174>)
    688c:	8812      	ldrh	r2, [r2, #0]
    688e:	1a9b      	subs	r3, r3, r2
    6890:	b29b      	uxth	r3, r3
    6892:	4a38      	ldr	r2, [pc, #224]	; (6974 <OCC_Flag+0x16c>)
    6894:	8013      	strh	r3, [r2, #0]
		if (OCC_P3_cnt > PROTECT_DELAY_3S )
    6896:	2b0c      	cmp	r3, #12
    6898:	d909      	bls.n	68ae <OCC_Flag+0xa6>
		{
			AbnormalState.val.OCC_Protect3 = 0;
    689a:	4a37      	ldr	r2, [pc, #220]	; (6978 <OCC_Flag+0x170>)
    689c:	7813      	ldrb	r3, [r2, #0]
    689e:	2140      	movs	r1, #64	; 0x40
    68a0:	438b      	bics	r3, r1
    68a2:	7013      	strb	r3, [r2, #0]
    68a4:	e003      	b.n	68ae <OCC_Flag+0xa6>
		}
	}
	else
	{
		OCC_P3_off_cnt = sys_250ms_cnt;
    68a6:	4b31      	ldr	r3, [pc, #196]	; (696c <OCC_Flag+0x164>)
    68a8:	881a      	ldrh	r2, [r3, #0]
    68aa:	4b34      	ldr	r3, [pc, #208]	; (697c <OCC_Flag+0x174>)
    68ac:	801a      	strh	r2, [r3, #0]
	}
	
	if (nADC_CURRENT > ( Limit_Current *13 / 10 ) )    //充电过电流保护4
    68ae:	0060      	lsls	r0, r4, #1
    68b0:	1900      	adds	r0, r0, r4
    68b2:	0080      	lsls	r0, r0, #2
    68b4:	1900      	adds	r0, r0, r4
    68b6:	210a      	movs	r1, #10
    68b8:	4b2b      	ldr	r3, [pc, #172]	; (6968 <OCC_Flag+0x160>)
    68ba:	4798      	blx	r3
    68bc:	4285      	cmp	r5, r0
    68be:	dd10      	ble.n	68e2 <OCC_Flag+0xda>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_on_cnt;
    68c0:	4b2a      	ldr	r3, [pc, #168]	; (696c <OCC_Flag+0x164>)
    68c2:	881b      	ldrh	r3, [r3, #0]
    68c4:	4a2e      	ldr	r2, [pc, #184]	; (6980 <OCC_Flag+0x178>)
    68c6:	8812      	ldrh	r2, [r2, #0]
    68c8:	1a9b      	subs	r3, r3, r2
    68ca:	b29b      	uxth	r3, r3
    68cc:	4a2d      	ldr	r2, [pc, #180]	; (6984 <OCC_Flag+0x17c>)
    68ce:	8013      	strh	r3, [r2, #0]
		if (OCC_P4_cnt > PROTECT_DELAY_2S)
    68d0:	2b08      	cmp	r3, #8
    68d2:	d90a      	bls.n	68ea <OCC_Flag+0xe2>
		{
			AbnormalState.val.OCC_Protect4 = 1;
    68d4:	4a28      	ldr	r2, [pc, #160]	; (6978 <OCC_Flag+0x170>)
    68d6:	7813      	ldrb	r3, [r2, #0]
    68d8:	2180      	movs	r1, #128	; 0x80
    68da:	4249      	negs	r1, r1
    68dc:	430b      	orrs	r3, r1
    68de:	7013      	strb	r3, [r2, #0]
    68e0:	e003      	b.n	68ea <OCC_Flag+0xe2>
		}
	}
	else
	{
		OCC_P4_on_cnt = sys_250ms_cnt;
    68e2:	4b22      	ldr	r3, [pc, #136]	; (696c <OCC_Flag+0x164>)
    68e4:	881a      	ldrh	r2, [r3, #0]
    68e6:	4b26      	ldr	r3, [pc, #152]	; (6980 <OCC_Flag+0x178>)
    68e8:	801a      	strh	r2, [r3, #0]

	}
	
	if (nADC_CURRENT <= ( Limit_Current *12 / 10 ))    //解除充电过电流保护4
    68ea:	42b5      	cmp	r5, r6
    68ec:	dc0f      	bgt.n	690e <OCC_Flag+0x106>
	{
		OCC_P4_cnt = sys_250ms_cnt - OCC_P4_off_cnt;
    68ee:	4b1f      	ldr	r3, [pc, #124]	; (696c <OCC_Flag+0x164>)
    68f0:	881b      	ldrh	r3, [r3, #0]
    68f2:	4a25      	ldr	r2, [pc, #148]	; (6988 <OCC_Flag+0x180>)
    68f4:	8812      	ldrh	r2, [r2, #0]
    68f6:	1a9b      	subs	r3, r3, r2
    68f8:	b29b      	uxth	r3, r3
    68fa:	4a22      	ldr	r2, [pc, #136]	; (6984 <OCC_Flag+0x17c>)
    68fc:	8013      	strh	r3, [r2, #0]
		if ( OCC_P4_cnt > PROTECT_DELAY_3S )
    68fe:	2b0c      	cmp	r3, #12
    6900:	d909      	bls.n	6916 <OCC_Flag+0x10e>
		{
			AbnormalState.val.OCC_Protect4 = 0;
    6902:	4a1d      	ldr	r2, [pc, #116]	; (6978 <OCC_Flag+0x170>)
    6904:	7813      	ldrb	r3, [r2, #0]
    6906:	217f      	movs	r1, #127	; 0x7f
    6908:	400b      	ands	r3, r1
    690a:	7013      	strb	r3, [r2, #0]
    690c:	e003      	b.n	6916 <OCC_Flag+0x10e>
		}
	}
	else
	{
		OCC_P4_off_cnt = sys_250ms_cnt;
    690e:	4b17      	ldr	r3, [pc, #92]	; (696c <OCC_Flag+0x164>)
    6910:	881a      	ldrh	r2, [r3, #0]
    6912:	4b1d      	ldr	r3, [pc, #116]	; (6988 <OCC_Flag+0x180>)
    6914:	801a      	strh	r2, [r3, #0]
	}

	if (nADC_CURRENT > ( Limit_Current *15 / 10 ) )    //充电过电流保护5
    6916:	0120      	lsls	r0, r4, #4
    6918:	1b00      	subs	r0, r0, r4
    691a:	210a      	movs	r1, #10
    691c:	4b12      	ldr	r3, [pc, #72]	; (6968 <OCC_Flag+0x160>)
    691e:	4798      	blx	r3
    6920:	4285      	cmp	r5, r0
    6922:	dd0f      	ble.n	6944 <OCC_Flag+0x13c>
	{
		OCC_P5_cnt = sys_250ms_cnt - OCC_P5_on_cnt;
    6924:	4b11      	ldr	r3, [pc, #68]	; (696c <OCC_Flag+0x164>)
    6926:	881b      	ldrh	r3, [r3, #0]
    6928:	4a18      	ldr	r2, [pc, #96]	; (698c <OCC_Flag+0x184>)
    692a:	8812      	ldrh	r2, [r2, #0]
    692c:	1a9b      	subs	r3, r3, r2
    692e:	b29b      	uxth	r3, r3
    6930:	4a17      	ldr	r2, [pc, #92]	; (6990 <OCC_Flag+0x188>)
    6932:	8013      	strh	r3, [r2, #0]
		if (OCC_P5_cnt > PROTECT_DELAY_2S)
    6934:	2b08      	cmp	r3, #8
    6936:	d909      	bls.n	694c <OCC_Flag+0x144>
		{
			AbnormalState.val.OCC_Protect5 = 1;
    6938:	4a0f      	ldr	r2, [pc, #60]	; (6978 <OCC_Flag+0x170>)
    693a:	7851      	ldrb	r1, [r2, #1]
    693c:	2301      	movs	r3, #1
    693e:	430b      	orrs	r3, r1
    6940:	7053      	strb	r3, [r2, #1]
    6942:	e003      	b.n	694c <OCC_Flag+0x144>
		}
	}
	else
	{
		OCC_P5_on_cnt = sys_250ms_cnt;
    6944:	4b09      	ldr	r3, [pc, #36]	; (696c <OCC_Flag+0x164>)
    6946:	881a      	ldrh	r2, [r3, #0]
    6948:	4b10      	ldr	r3, [pc, #64]	; (698c <OCC_Flag+0x184>)
    694a:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OCC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    694c:	bd70      	pop	{r4, r5, r6, pc}
    694e:	46c0      	nop			; (mov r8, r8)
    6950:	20001114 	.word	0x20001114
    6954:	20000e84 	.word	0x20000e84
    6958:	0000071c 	.word	0x0000071c
    695c:	00001554 	.word	0x00001554
    6960:	00000aaa 	.word	0x00000aaa
    6964:	20000faa 	.word	0x20000faa
    6968:	0000a089 	.word	0x0000a089
    696c:	2000022e 	.word	0x2000022e
    6970:	20000dc8 	.word	0x20000dc8
    6974:	20000df2 	.word	0x20000df2
    6978:	20000f8c 	.word	0x20000f8c
    697c:	20000e12 	.word	0x20000e12
    6980:	20000dcc 	.word	0x20000dcc
    6984:	20000e1a 	.word	0x20000e1a
    6988:	20000e04 	.word	0x20000e04
    698c:	20000de6 	.word	0x20000de6
    6990:	20000dd6 	.word	0x20000dd6

00006994 <ODC_Flag>:

void ODC_Flag(void)
{
	if (nADC_CURRENT < ODC_P3_AM )    //放电过电流保护3
    6994:	4b3b      	ldr	r3, [pc, #236]	; (6a84 <ODC_Flag+0xf0>)
    6996:	2200      	movs	r2, #0
    6998:	5e9b      	ldrsh	r3, [r3, r2]
    699a:	4a3b      	ldr	r2, [pc, #236]	; (6a88 <ODC_Flag+0xf4>)
    699c:	4293      	cmp	r3, r2
    699e:	da0f      	bge.n	69c0 <ODC_Flag+0x2c>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_on_cnt;
    69a0:	4a3a      	ldr	r2, [pc, #232]	; (6a8c <ODC_Flag+0xf8>)
    69a2:	8812      	ldrh	r2, [r2, #0]
    69a4:	493a      	ldr	r1, [pc, #232]	; (6a90 <ODC_Flag+0xfc>)
    69a6:	8809      	ldrh	r1, [r1, #0]
    69a8:	1a52      	subs	r2, r2, r1
    69aa:	b292      	uxth	r2, r2
    69ac:	4939      	ldr	r1, [pc, #228]	; (6a94 <ODC_Flag+0x100>)
    69ae:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    69b0:	2a0c      	cmp	r2, #12
    69b2:	d909      	bls.n	69c8 <ODC_Flag+0x34>
		{
			AbnormalState.val.ODC_Protect3 = 1;
    69b4:	4938      	ldr	r1, [pc, #224]	; (6a98 <ODC_Flag+0x104>)
    69b6:	7848      	ldrb	r0, [r1, #1]
    69b8:	2202      	movs	r2, #2
    69ba:	4302      	orrs	r2, r0
    69bc:	704a      	strb	r2, [r1, #1]
    69be:	e003      	b.n	69c8 <ODC_Flag+0x34>
		}
	}
	else
	{
		ODC_P3_on_cnt = sys_250ms_cnt;
    69c0:	4a32      	ldr	r2, [pc, #200]	; (6a8c <ODC_Flag+0xf8>)
    69c2:	8811      	ldrh	r1, [r2, #0]
    69c4:	4a32      	ldr	r2, [pc, #200]	; (6a90 <ODC_Flag+0xfc>)
    69c6:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_CURRENT > ODC_D3_AM )    //解除放电过电流保护3
    69c8:	4a34      	ldr	r2, [pc, #208]	; (6a9c <ODC_Flag+0x108>)
    69ca:	4293      	cmp	r3, r2
    69cc:	db0f      	blt.n	69ee <ODC_Flag+0x5a>
	{
		ODC_P3_cnt = sys_250ms_cnt - ODC_P3_off_cnt;
    69ce:	4a2f      	ldr	r2, [pc, #188]	; (6a8c <ODC_Flag+0xf8>)
    69d0:	8812      	ldrh	r2, [r2, #0]
    69d2:	4933      	ldr	r1, [pc, #204]	; (6aa0 <ODC_Flag+0x10c>)
    69d4:	8809      	ldrh	r1, [r1, #0]
    69d6:	1a52      	subs	r2, r2, r1
    69d8:	b292      	uxth	r2, r2
    69da:	492e      	ldr	r1, [pc, #184]	; (6a94 <ODC_Flag+0x100>)
    69dc:	800a      	strh	r2, [r1, #0]
		if (ODC_P3_cnt > PROTECT_DELAY_3S)
    69de:	2a0c      	cmp	r2, #12
    69e0:	d909      	bls.n	69f6 <ODC_Flag+0x62>
		{
			AbnormalState.val.ODC_Protect3 = 0;
    69e2:	492d      	ldr	r1, [pc, #180]	; (6a98 <ODC_Flag+0x104>)
    69e4:	784a      	ldrb	r2, [r1, #1]
    69e6:	2002      	movs	r0, #2
    69e8:	4382      	bics	r2, r0
    69ea:	704a      	strb	r2, [r1, #1]
    69ec:	e003      	b.n	69f6 <ODC_Flag+0x62>
		}
	}
	else
	{
		ODC_P3_off_cnt = sys_250ms_cnt;
    69ee:	4a27      	ldr	r2, [pc, #156]	; (6a8c <ODC_Flag+0xf8>)
    69f0:	8811      	ldrh	r1, [r2, #0]
    69f2:	4a2b      	ldr	r2, [pc, #172]	; (6aa0 <ODC_Flag+0x10c>)
    69f4:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P4_AM )    //放电过电流保护4
    69f6:	4a2b      	ldr	r2, [pc, #172]	; (6aa4 <ODC_Flag+0x110>)
    69f8:	4293      	cmp	r3, r2
    69fa:	da0f      	bge.n	6a1c <ODC_Flag+0x88>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_on_cnt;
    69fc:	4a23      	ldr	r2, [pc, #140]	; (6a8c <ODC_Flag+0xf8>)
    69fe:	8812      	ldrh	r2, [r2, #0]
    6a00:	4929      	ldr	r1, [pc, #164]	; (6aa8 <ODC_Flag+0x114>)
    6a02:	8809      	ldrh	r1, [r1, #0]
    6a04:	1a52      	subs	r2, r2, r1
    6a06:	b292      	uxth	r2, r2
    6a08:	4928      	ldr	r1, [pc, #160]	; (6aac <ODC_Flag+0x118>)
    6a0a:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    6a0c:	2a0c      	cmp	r2, #12
    6a0e:	d909      	bls.n	6a24 <ODC_Flag+0x90>
		{
			AbnormalState.val.ODC_Protect4 = 1;
    6a10:	4921      	ldr	r1, [pc, #132]	; (6a98 <ODC_Flag+0x104>)
    6a12:	7848      	ldrb	r0, [r1, #1]
    6a14:	2204      	movs	r2, #4
    6a16:	4302      	orrs	r2, r0
    6a18:	704a      	strb	r2, [r1, #1]
    6a1a:	e003      	b.n	6a24 <ODC_Flag+0x90>
		}
	}
	else
	{
		ODC_P4_on_cnt = sys_250ms_cnt;
    6a1c:	4a1b      	ldr	r2, [pc, #108]	; (6a8c <ODC_Flag+0xf8>)
    6a1e:	8811      	ldrh	r1, [r2, #0]
    6a20:	4a21      	ldr	r2, [pc, #132]	; (6aa8 <ODC_Flag+0x114>)
    6a22:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_CURRENT > ODC_D4_AM )    //解除放电过电流保护4
    6a24:	4a22      	ldr	r2, [pc, #136]	; (6ab0 <ODC_Flag+0x11c>)
    6a26:	4293      	cmp	r3, r2
    6a28:	db0f      	blt.n	6a4a <ODC_Flag+0xb6>
	{
		ODC_P4_cnt = sys_250ms_cnt - ODC_P4_off_cnt;
    6a2a:	4a18      	ldr	r2, [pc, #96]	; (6a8c <ODC_Flag+0xf8>)
    6a2c:	8812      	ldrh	r2, [r2, #0]
    6a2e:	4921      	ldr	r1, [pc, #132]	; (6ab4 <ODC_Flag+0x120>)
    6a30:	8809      	ldrh	r1, [r1, #0]
    6a32:	1a52      	subs	r2, r2, r1
    6a34:	b292      	uxth	r2, r2
    6a36:	491d      	ldr	r1, [pc, #116]	; (6aac <ODC_Flag+0x118>)
    6a38:	800a      	strh	r2, [r1, #0]
		if (ODC_P4_cnt > PROTECT_DELAY_3S)
    6a3a:	2a0c      	cmp	r2, #12
    6a3c:	d909      	bls.n	6a52 <ODC_Flag+0xbe>
		{
			AbnormalState.val.ODC_Protect4 = 0;
    6a3e:	4916      	ldr	r1, [pc, #88]	; (6a98 <ODC_Flag+0x104>)
    6a40:	784a      	ldrb	r2, [r1, #1]
    6a42:	2004      	movs	r0, #4
    6a44:	4382      	bics	r2, r0
    6a46:	704a      	strb	r2, [r1, #1]
    6a48:	e003      	b.n	6a52 <ODC_Flag+0xbe>
		}
	}
	else
	{
		ODC_P4_off_cnt = sys_250ms_cnt;
    6a4a:	4a10      	ldr	r2, [pc, #64]	; (6a8c <ODC_Flag+0xf8>)
    6a4c:	8811      	ldrh	r1, [r2, #0]
    6a4e:	4a19      	ldr	r2, [pc, #100]	; (6ab4 <ODC_Flag+0x120>)
    6a50:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_CURRENT < ODC_P5_AM )    //放电过电流保护5
    6a52:	4a19      	ldr	r2, [pc, #100]	; (6ab8 <ODC_Flag+0x124>)
    6a54:	4293      	cmp	r3, r2
    6a56:	da0f      	bge.n	6a78 <ODC_Flag+0xe4>
	{
		ODC_P5_cnt = sys_250ms_cnt - ODC_P5_on_cnt;
    6a58:	4b0c      	ldr	r3, [pc, #48]	; (6a8c <ODC_Flag+0xf8>)
    6a5a:	881b      	ldrh	r3, [r3, #0]
    6a5c:	4a17      	ldr	r2, [pc, #92]	; (6abc <ODC_Flag+0x128>)
    6a5e:	8812      	ldrh	r2, [r2, #0]
    6a60:	1a9b      	subs	r3, r3, r2
    6a62:	b29b      	uxth	r3, r3
    6a64:	4a16      	ldr	r2, [pc, #88]	; (6ac0 <ODC_Flag+0x12c>)
    6a66:	8013      	strh	r3, [r2, #0]
		if (ODC_P5_cnt > PROTECT_DELAY_3S)
    6a68:	2b0c      	cmp	r3, #12
    6a6a:	d909      	bls.n	6a80 <ODC_Flag+0xec>
		{
			AbnormalState.val.ODC_Protect5 = 1;
    6a6c:	4a0a      	ldr	r2, [pc, #40]	; (6a98 <ODC_Flag+0x104>)
    6a6e:	7851      	ldrb	r1, [r2, #1]
    6a70:	2308      	movs	r3, #8
    6a72:	430b      	orrs	r3, r1
    6a74:	7053      	strb	r3, [r2, #1]
    6a76:	e003      	b.n	6a80 <ODC_Flag+0xec>
		}
	}
	else
	{
		ODC_P5_on_cnt = sys_250ms_cnt;
    6a78:	4b04      	ldr	r3, [pc, #16]	; (6a8c <ODC_Flag+0xf8>)
    6a7a:	881a      	ldrh	r2, [r3, #0]
    6a7c:	4b0f      	ldr	r3, [pc, #60]	; (6abc <ODC_Flag+0x128>)
    6a7e:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//ODC_P5_off_cnt = sys_250ms_cnt;
	//}
	
}
    6a80:	4770      	bx	lr
    6a82:	46c0      	nop			; (mov r8, r8)
    6a84:	20000faa 	.word	0x20000faa
    6a88:	ffffe668 	.word	0xffffe668
    6a8c:	2000022e 	.word	0x2000022e
    6a90:	20000e22 	.word	0x20000e22
    6a94:	20000e26 	.word	0x20000e26
    6a98:	20000f8c 	.word	0x20000f8c
    6a9c:	ffffe88b 	.word	0xffffe88b
    6aa0:	20000de4 	.word	0x20000de4
    6aa4:	ffffe446 	.word	0xffffe446
    6aa8:	20000dee 	.word	0x20000dee
    6aac:	20000e02 	.word	0x20000e02
    6ab0:	ffffe669 	.word	0xffffe669
    6ab4:	20000e06 	.word	0x20000e06
    6ab8:	ffffe002 	.word	0xffffe002
    6abc:	20000de8 	.word	0x20000de8
    6ac0:	20000df0 	.word	0x20000df0

00006ac4 <OTEMP_Flag>:

void OTEMP_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P3 )    //过温保护3
    6ac4:	4b38      	ldr	r3, [pc, #224]	; (6ba8 <OTEMP_Flag+0xe4>)
    6ac6:	781b      	ldrb	r3, [r3, #0]
    6ac8:	b25b      	sxtb	r3, r3
    6aca:	2b2d      	cmp	r3, #45	; 0x2d
    6acc:	dd0f      	ble.n	6aee <OTEMP_Flag+0x2a>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_on_cnt;
    6ace:	4a37      	ldr	r2, [pc, #220]	; (6bac <OTEMP_Flag+0xe8>)
    6ad0:	8812      	ldrh	r2, [r2, #0]
    6ad2:	4937      	ldr	r1, [pc, #220]	; (6bb0 <OTEMP_Flag+0xec>)
    6ad4:	8809      	ldrh	r1, [r1, #0]
    6ad6:	1a52      	subs	r2, r2, r1
    6ad8:	b292      	uxth	r2, r2
    6ada:	4936      	ldr	r1, [pc, #216]	; (6bb4 <OTEMP_Flag+0xf0>)
    6adc:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    6ade:	2a0c      	cmp	r2, #12
    6ae0:	d909      	bls.n	6af6 <OTEMP_Flag+0x32>
		{
			AbnormalState.val.Over_Temp3 = 1;
    6ae2:	4935      	ldr	r1, [pc, #212]	; (6bb8 <OTEMP_Flag+0xf4>)
    6ae4:	7848      	ldrb	r0, [r1, #1]
    6ae6:	2210      	movs	r2, #16
    6ae8:	4302      	orrs	r2, r0
    6aea:	704a      	strb	r2, [r1, #1]
    6aec:	e003      	b.n	6af6 <OTEMP_Flag+0x32>
		}
	}
	else
	{
		OTEMP_P3_on_cnt = sys_250ms_cnt;
    6aee:	4a2f      	ldr	r2, [pc, #188]	; (6bac <OTEMP_Flag+0xe8>)
    6af0:	8811      	ldrh	r1, [r2, #0]
    6af2:	4a2f      	ldr	r2, [pc, #188]	; (6bb0 <OTEMP_Flag+0xec>)
    6af4:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D3 )    //解除过温保护3
    6af6:	2b29      	cmp	r3, #41	; 0x29
    6af8:	dc0f      	bgt.n	6b1a <OTEMP_Flag+0x56>
	{
		OTEMP_P3_cnt = sys_250ms_cnt - OTEMP_P3_off_cnt;
    6afa:	4a2c      	ldr	r2, [pc, #176]	; (6bac <OTEMP_Flag+0xe8>)
    6afc:	8812      	ldrh	r2, [r2, #0]
    6afe:	492f      	ldr	r1, [pc, #188]	; (6bbc <OTEMP_Flag+0xf8>)
    6b00:	8809      	ldrh	r1, [r1, #0]
    6b02:	1a52      	subs	r2, r2, r1
    6b04:	b292      	uxth	r2, r2
    6b06:	492b      	ldr	r1, [pc, #172]	; (6bb4 <OTEMP_Flag+0xf0>)
    6b08:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P3_cnt > PROTECT_DELAY_3S)
    6b0a:	2a0c      	cmp	r2, #12
    6b0c:	d909      	bls.n	6b22 <OTEMP_Flag+0x5e>
		{
			AbnormalState.val.Over_Temp3 = 0;
    6b0e:	492a      	ldr	r1, [pc, #168]	; (6bb8 <OTEMP_Flag+0xf4>)
    6b10:	784a      	ldrb	r2, [r1, #1]
    6b12:	2010      	movs	r0, #16
    6b14:	4382      	bics	r2, r0
    6b16:	704a      	strb	r2, [r1, #1]
    6b18:	e003      	b.n	6b22 <OTEMP_Flag+0x5e>
		}
	}
	else
	{
		OTEMP_P3_off_cnt = sys_250ms_cnt;
    6b1a:	4a24      	ldr	r2, [pc, #144]	; (6bac <OTEMP_Flag+0xe8>)
    6b1c:	8811      	ldrh	r1, [r2, #0]
    6b1e:	4a27      	ldr	r2, [pc, #156]	; (6bbc <OTEMP_Flag+0xf8>)
    6b20:	8011      	strh	r1, [r2, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P4 )    //过温保护4
    6b22:	2b32      	cmp	r3, #50	; 0x32
    6b24:	dd0f      	ble.n	6b46 <OTEMP_Flag+0x82>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_on_cnt;
    6b26:	4a21      	ldr	r2, [pc, #132]	; (6bac <OTEMP_Flag+0xe8>)
    6b28:	8812      	ldrh	r2, [r2, #0]
    6b2a:	4925      	ldr	r1, [pc, #148]	; (6bc0 <OTEMP_Flag+0xfc>)
    6b2c:	8809      	ldrh	r1, [r1, #0]
    6b2e:	1a52      	subs	r2, r2, r1
    6b30:	b292      	uxth	r2, r2
    6b32:	4924      	ldr	r1, [pc, #144]	; (6bc4 <OTEMP_Flag+0x100>)
    6b34:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    6b36:	2a0c      	cmp	r2, #12
    6b38:	d909      	bls.n	6b4e <OTEMP_Flag+0x8a>
		{
			AbnormalState.val.Over_Temp4 = 1;
    6b3a:	491f      	ldr	r1, [pc, #124]	; (6bb8 <OTEMP_Flag+0xf4>)
    6b3c:	7848      	ldrb	r0, [r1, #1]
    6b3e:	2220      	movs	r2, #32
    6b40:	4302      	orrs	r2, r0
    6b42:	704a      	strb	r2, [r1, #1]
    6b44:	e003      	b.n	6b4e <OTEMP_Flag+0x8a>
		}
	}
	else
	{
		OTEMP_P4_on_cnt = sys_250ms_cnt;
    6b46:	4a19      	ldr	r2, [pc, #100]	; (6bac <OTEMP_Flag+0xe8>)
    6b48:	8811      	ldrh	r1, [r2, #0]
    6b4a:	4a1d      	ldr	r2, [pc, #116]	; (6bc0 <OTEMP_Flag+0xfc>)
    6b4c:	8011      	strh	r1, [r2, #0]
	}	
	
	if (nADC_TMONI_BAT_MAX < OVER_TEMP_D4 )    //解除过温保护4
    6b4e:	2b2c      	cmp	r3, #44	; 0x2c
    6b50:	dc0f      	bgt.n	6b72 <OTEMP_Flag+0xae>
	{
		OTEMP_P4_cnt = sys_250ms_cnt - OTEMP_P4_off_cnt;
    6b52:	4a16      	ldr	r2, [pc, #88]	; (6bac <OTEMP_Flag+0xe8>)
    6b54:	8812      	ldrh	r2, [r2, #0]
    6b56:	491c      	ldr	r1, [pc, #112]	; (6bc8 <OTEMP_Flag+0x104>)
    6b58:	8809      	ldrh	r1, [r1, #0]
    6b5a:	1a52      	subs	r2, r2, r1
    6b5c:	b292      	uxth	r2, r2
    6b5e:	4919      	ldr	r1, [pc, #100]	; (6bc4 <OTEMP_Flag+0x100>)
    6b60:	800a      	strh	r2, [r1, #0]
		if (OTEMP_P4_cnt > PROTECT_DELAY_3S)
    6b62:	2a0c      	cmp	r2, #12
    6b64:	d909      	bls.n	6b7a <OTEMP_Flag+0xb6>
		{
			AbnormalState.val.Over_Temp4 = 0;
    6b66:	4914      	ldr	r1, [pc, #80]	; (6bb8 <OTEMP_Flag+0xf4>)
    6b68:	784a      	ldrb	r2, [r1, #1]
    6b6a:	2020      	movs	r0, #32
    6b6c:	4382      	bics	r2, r0
    6b6e:	704a      	strb	r2, [r1, #1]
    6b70:	e003      	b.n	6b7a <OTEMP_Flag+0xb6>
		}
	}
	else
	{
		OTEMP_P4_off_cnt = sys_250ms_cnt;
    6b72:	4a0e      	ldr	r2, [pc, #56]	; (6bac <OTEMP_Flag+0xe8>)
    6b74:	8811      	ldrh	r1, [r2, #0]
    6b76:	4a14      	ldr	r2, [pc, #80]	; (6bc8 <OTEMP_Flag+0x104>)
    6b78:	8011      	strh	r1, [r2, #0]
	}

	if (nADC_TMONI_BAT_MAX > OVER_TEMP_P5 )    //过温保护5
    6b7a:	2b37      	cmp	r3, #55	; 0x37
    6b7c:	dd0f      	ble.n	6b9e <OTEMP_Flag+0xda>
	{
		OTEMP_P5_cnt = sys_250ms_cnt - OTEMP_P5_on_cnt;
    6b7e:	4b0b      	ldr	r3, [pc, #44]	; (6bac <OTEMP_Flag+0xe8>)
    6b80:	881b      	ldrh	r3, [r3, #0]
    6b82:	4a12      	ldr	r2, [pc, #72]	; (6bcc <OTEMP_Flag+0x108>)
    6b84:	8812      	ldrh	r2, [r2, #0]
    6b86:	1a9b      	subs	r3, r3, r2
    6b88:	b29b      	uxth	r3, r3
    6b8a:	4a11      	ldr	r2, [pc, #68]	; (6bd0 <OTEMP_Flag+0x10c>)
    6b8c:	8013      	strh	r3, [r2, #0]
		if (OTEMP_P5_cnt > PROTECT_DELAY_5S)
    6b8e:	2b14      	cmp	r3, #20
    6b90:	d909      	bls.n	6ba6 <OTEMP_Flag+0xe2>
		{
			AbnormalState.val.Over_Temp5 = 1;
    6b92:	4a09      	ldr	r2, [pc, #36]	; (6bb8 <OTEMP_Flag+0xf4>)
    6b94:	7851      	ldrb	r1, [r2, #1]
    6b96:	2340      	movs	r3, #64	; 0x40
    6b98:	430b      	orrs	r3, r1
    6b9a:	7053      	strb	r3, [r2, #1]
    6b9c:	e003      	b.n	6ba6 <OTEMP_Flag+0xe2>
		}
	}
	else
	{
		OTEMP_P5_on_cnt = sys_250ms_cnt;
    6b9e:	4b03      	ldr	r3, [pc, #12]	; (6bac <OTEMP_Flag+0xe8>)
    6ba0:	881a      	ldrh	r2, [r3, #0]
    6ba2:	4b0a      	ldr	r3, [pc, #40]	; (6bcc <OTEMP_Flag+0x108>)
    6ba4:	801a      	strh	r2, [r3, #0]
	//else
	//{
		//OTEMP_P5_off_cnt = sys_250ms_cnt;
	//}

}
    6ba6:	4770      	bx	lr
    6ba8:	20001114 	.word	0x20001114
    6bac:	2000022e 	.word	0x2000022e
    6bb0:	20000dfc 	.word	0x20000dfc
    6bb4:	20000e1e 	.word	0x20000e1e
    6bb8:	20000f8c 	.word	0x20000f8c
    6bbc:	20000e18 	.word	0x20000e18
    6bc0:	20000e16 	.word	0x20000e16
    6bc4:	20000dea 	.word	0x20000dea
    6bc8:	20000dfe 	.word	0x20000dfe
    6bcc:	20000dfa 	.word	0x20000dfa
    6bd0:	20000df8 	.word	0x20000df8

00006bd4 <Stop_Flag>:
		AbnormalState.val.ODCH_Protect5 ||
		AbnormalState.val.OCC_Protect4  ||
		AbnormalState.val.OCC_Protect5  ||
		AbnormalState.val.ODC_Protect4  ||
		AbnormalState.val.ODC_Protect5  ||
		AbnormalState.val.Over_Temp4    ||
    6bd4:	4b2a      	ldr	r3, [pc, #168]	; (6c80 <Stop_Flag+0xac>)
    6bd6:	881b      	ldrh	r3, [r3, #0]

}

void Stop_Flag(void)
{
	if (AbnormalState.val.OCHG_Protect4 ||
    6bd8:	4a2a      	ldr	r2, [pc, #168]	; (6c84 <Stop_Flag+0xb0>)
    6bda:	4213      	tst	r3, r2
    6bdc:	d00a      	beq.n	6bf4 <Stop_Flag+0x20>
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    6bde:	2280      	movs	r2, #128	; 0x80
    6be0:	0092      	lsls	r2, r2, #2
    6be2:	4b29      	ldr	r3, [pc, #164]	; (6c88 <Stop_Flag+0xb4>)
    6be4:	619a      	str	r2, [r3, #24]
		AbnormalState.val.Over_Temp4    ||
		AbnormalState.val.Over_Temp5    
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6be6:	4a26      	ldr	r2, [pc, #152]	; (6c80 <Stop_Flag+0xac>)
    6be8:	7853      	ldrb	r3, [r2, #1]
    6bea:	2180      	movs	r1, #128	; 0x80
    6bec:	4249      	negs	r1, r1
    6bee:	430b      	orrs	r3, r1
    6bf0:	7053      	strb	r3, [r2, #1]
    6bf2:	e044      	b.n	6c7e <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT > 0)  && 
    6bf4:	4a25      	ldr	r2, [pc, #148]	; (6c8c <Stop_Flag+0xb8>)
    6bf6:	2100      	movs	r1, #0
    6bf8:	5e52      	ldrsh	r2, [r2, r1]
    6bfa:	2a00      	cmp	r2, #0
    6bfc:	dd11      	ble.n	6c22 <Stop_Flag+0x4e>
    6bfe:	4924      	ldr	r1, [pc, #144]	; (6c90 <Stop_Flag+0xbc>)
    6c00:	420b      	tst	r3, r1
    6c02:	d103      	bne.n	6c0c <Stop_Flag+0x38>
			(	
				AbnormalState.val.OCHG_Protect3 || 
				AbnormalState.val.OCC_Protect3  || 
				AbnormalState.val.Over_Temp3    || 
    6c04:	4923      	ldr	r1, [pc, #140]	; (6c94 <Stop_Flag+0xc0>)
    6c06:	7809      	ldrb	r1, [r1, #0]
    6c08:	06c9      	lsls	r1, r1, #27
    6c0a:	d50a      	bpl.n	6c22 <Stop_Flag+0x4e>
    6c0c:	2280      	movs	r2, #128	; 0x80
    6c0e:	0092      	lsls	r2, r2, #2
    6c10:	4b1d      	ldr	r3, [pc, #116]	; (6c88 <Stop_Flag+0xb4>)
    6c12:	619a      	str	r2, [r3, #24]
				BatteryState.val.CHG_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6c14:	4a1a      	ldr	r2, [pc, #104]	; (6c80 <Stop_Flag+0xac>)
    6c16:	7853      	ldrb	r3, [r2, #1]
    6c18:	2180      	movs	r1, #128	; 0x80
    6c1a:	4249      	negs	r1, r1
    6c1c:	430b      	orrs	r3, r1
    6c1e:	7053      	strb	r3, [r2, #1]
    6c20:	e02d      	b.n	6c7e <Stop_Flag+0xaa>
	}
	else if ( nADC_CURRENT < 0  && AbnormalState.val.ODCH_Protect3	)
    6c22:	2a00      	cmp	r2, #0
    6c24:	da0e      	bge.n	6c44 <Stop_Flag+0x70>
    6c26:	4916      	ldr	r1, [pc, #88]	; (6c80 <Stop_Flag+0xac>)
    6c28:	7809      	ldrb	r1, [r1, #0]
    6c2a:	0709      	lsls	r1, r1, #28
    6c2c:	d50a      	bpl.n	6c44 <Stop_Flag+0x70>
    6c2e:	2280      	movs	r2, #128	; 0x80
    6c30:	0092      	lsls	r2, r2, #2
    6c32:	4b15      	ldr	r3, [pc, #84]	; (6c88 <Stop_Flag+0xb4>)
    6c34:	619a      	str	r2, [r3, #24]
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6c36:	4a12      	ldr	r2, [pc, #72]	; (6c80 <Stop_Flag+0xac>)
    6c38:	7853      	ldrb	r3, [r2, #1]
    6c3a:	2180      	movs	r1, #128	; 0x80
    6c3c:	4249      	negs	r1, r1
    6c3e:	430b      	orrs	r3, r1
    6c40:	7053      	strb	r3, [r2, #1]
    6c42:	e01c      	b.n	6c7e <Stop_Flag+0xaa>
	}
	else if ( (nADC_CURRENT < CURRENT_DCH_05A) && 
    6c44:	325b      	adds	r2, #91	; 0x5b
    6c46:	da11      	bge.n	6c6c <Stop_Flag+0x98>
    6c48:	4a13      	ldr	r2, [pc, #76]	; (6c98 <Stop_Flag+0xc4>)
    6c4a:	4213      	tst	r3, r2
    6c4c:	d103      	bne.n	6c56 <Stop_Flag+0x82>
			(
				AbnormalState.val.ODCH_Protect3  ||
				AbnormalState.val.Over_Temp3     || 
    6c4e:	4b11      	ldr	r3, [pc, #68]	; (6c94 <Stop_Flag+0xc0>)
    6c50:	781b      	ldrb	r3, [r3, #0]
    6c52:	069b      	lsls	r3, r3, #26
    6c54:	d50a      	bpl.n	6c6c <Stop_Flag+0x98>
    6c56:	2280      	movs	r2, #128	; 0x80
    6c58:	0092      	lsls	r2, r2, #2
    6c5a:	4b0b      	ldr	r3, [pc, #44]	; (6c88 <Stop_Flag+0xb4>)
    6c5c:	619a      	str	r2, [r3, #24]
				BatteryState.val.DCH_Inhibit_Temp
			)
	)
	{
		MCU_STOP_High();
		AbnormalState.val.Stop_Bit = 1;
    6c5e:	4a08      	ldr	r2, [pc, #32]	; (6c80 <Stop_Flag+0xac>)
    6c60:	7853      	ldrb	r3, [r2, #1]
    6c62:	2180      	movs	r1, #128	; 0x80
    6c64:	4249      	negs	r1, r1
    6c66:	430b      	orrs	r3, r1
    6c68:	7053      	strb	r3, [r2, #1]
    6c6a:	e008      	b.n	6c7e <Stop_Flag+0xaa>
	} else {
		port_base->OUTCLR.reg = pin_mask;
    6c6c:	2280      	movs	r2, #128	; 0x80
    6c6e:	0092      	lsls	r2, r2, #2
    6c70:	4b05      	ldr	r3, [pc, #20]	; (6c88 <Stop_Flag+0xb4>)
    6c72:	615a      	str	r2, [r3, #20]
	}
	else
	{
		MCU_STOP_Low();
		AbnormalState.val.Stop_Bit = 0;
    6c74:	4a02      	ldr	r2, [pc, #8]	; (6c80 <Stop_Flag+0xac>)
    6c76:	7853      	ldrb	r3, [r2, #1]
    6c78:	217f      	movs	r1, #127	; 0x7f
    6c7a:	400b      	ands	r3, r1
    6c7c:	7053      	strb	r3, [r2, #1]
	}
}
    6c7e:	4770      	bx	lr
    6c80:	20000f8c 	.word	0x20000f8c
    6c84:	00006db6 	.word	0x00006db6
    6c88:	41000080 	.word	0x41000080
    6c8c:	20000faa 	.word	0x20000faa
    6c90:	00001041 	.word	0x00001041
    6c94:	20001144 	.word	0x20001144
    6c98:	00001008 	.word	0x00001008

00006c9c <Inhibit_Flag>:

void Inhibit_Flag(void)
{
	if (nADC_TMONI_BAT_MAX > CHG_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < CHG_Inhibit_Temp_L)    //充电温度异常
    6c9c:	4b37      	ldr	r3, [pc, #220]	; (6d7c <Inhibit_Flag+0xe0>)
    6c9e:	2200      	movs	r2, #0
    6ca0:	569a      	ldrsb	r2, [r3, r2]
    6ca2:	2a2d      	cmp	r2, #45	; 0x2d
    6ca4:	dc04      	bgt.n	6cb0 <Inhibit_Flag+0x14>
    6ca6:	4b36      	ldr	r3, [pc, #216]	; (6d80 <Inhibit_Flag+0xe4>)
    6ca8:	781b      	ldrb	r3, [r3, #0]
    6caa:	b25b      	sxtb	r3, r3
    6cac:	330a      	adds	r3, #10
    6cae:	da0f      	bge.n	6cd0 <Inhibit_Flag+0x34>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_on_cnt;
    6cb0:	4b34      	ldr	r3, [pc, #208]	; (6d84 <Inhibit_Flag+0xe8>)
    6cb2:	881b      	ldrh	r3, [r3, #0]
    6cb4:	4934      	ldr	r1, [pc, #208]	; (6d88 <Inhibit_Flag+0xec>)
    6cb6:	8809      	ldrh	r1, [r1, #0]
    6cb8:	1a5b      	subs	r3, r3, r1
    6cba:	b29b      	uxth	r3, r3
    6cbc:	4933      	ldr	r1, [pc, #204]	; (6d8c <Inhibit_Flag+0xf0>)
    6cbe:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6cc0:	2b0c      	cmp	r3, #12
    6cc2:	d909      	bls.n	6cd8 <Inhibit_Flag+0x3c>
		{
			BatteryState.val.CHG_Inhibit_Temp = 1; //设置 充电禁止温度
    6cc4:	4932      	ldr	r1, [pc, #200]	; (6d90 <Inhibit_Flag+0xf4>)
    6cc6:	7808      	ldrb	r0, [r1, #0]
    6cc8:	2310      	movs	r3, #16
    6cca:	4303      	orrs	r3, r0
    6ccc:	700b      	strb	r3, [r1, #0]
    6cce:	e003      	b.n	6cd8 <Inhibit_Flag+0x3c>
		}
	}
	else
	{
		CHG_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    6cd0:	4b2c      	ldr	r3, [pc, #176]	; (6d84 <Inhibit_Flag+0xe8>)
    6cd2:	8819      	ldrh	r1, [r3, #0]
    6cd4:	4b2c      	ldr	r3, [pc, #176]	; (6d88 <Inhibit_Flag+0xec>)
    6cd6:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < CHG_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > CHG_Inhibit_Temp_LR )    //充电温度正常
    6cd8:	2a27      	cmp	r2, #39	; 0x27
    6cda:	dc14      	bgt.n	6d06 <Inhibit_Flag+0x6a>
    6cdc:	4b28      	ldr	r3, [pc, #160]	; (6d80 <Inhibit_Flag+0xe4>)
    6cde:	781b      	ldrb	r3, [r3, #0]
    6ce0:	b25b      	sxtb	r3, r3
    6ce2:	3304      	adds	r3, #4
    6ce4:	db0f      	blt.n	6d06 <Inhibit_Flag+0x6a>
	{
		CHG_Inhibit_Temp_cnt = sys_250ms_cnt - CHG_Inhibit_Temp_off_cnt;
    6ce6:	4b27      	ldr	r3, [pc, #156]	; (6d84 <Inhibit_Flag+0xe8>)
    6ce8:	881b      	ldrh	r3, [r3, #0]
    6cea:	492a      	ldr	r1, [pc, #168]	; (6d94 <Inhibit_Flag+0xf8>)
    6cec:	8809      	ldrh	r1, [r1, #0]
    6cee:	1a5b      	subs	r3, r3, r1
    6cf0:	b29b      	uxth	r3, r3
    6cf2:	4926      	ldr	r1, [pc, #152]	; (6d8c <Inhibit_Flag+0xf0>)
    6cf4:	800b      	strh	r3, [r1, #0]
		if (CHG_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6cf6:	2b0c      	cmp	r3, #12
    6cf8:	d909      	bls.n	6d0e <Inhibit_Flag+0x72>
		{
			BatteryState.val.CHG_Inhibit_Temp = 0; //解除 充电禁止温度
    6cfa:	4925      	ldr	r1, [pc, #148]	; (6d90 <Inhibit_Flag+0xf4>)
    6cfc:	780b      	ldrb	r3, [r1, #0]
    6cfe:	2010      	movs	r0, #16
    6d00:	4383      	bics	r3, r0
    6d02:	700b      	strb	r3, [r1, #0]
    6d04:	e003      	b.n	6d0e <Inhibit_Flag+0x72>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    6d06:	4b1f      	ldr	r3, [pc, #124]	; (6d84 <Inhibit_Flag+0xe8>)
    6d08:	8819      	ldrh	r1, [r3, #0]
    6d0a:	4b22      	ldr	r3, [pc, #136]	; (6d94 <Inhibit_Flag+0xf8>)
    6d0c:	8019      	strh	r1, [r3, #0]
	}
	
	if (nADC_TMONI_BAT_MAX > DCH_Inhibit_Temp_H || nADC_TMONI_BAT_MIN < DCH_Inhibit_Temp_L)    //放电温度异常
    6d0e:	2a2d      	cmp	r2, #45	; 0x2d
    6d10:	dc04      	bgt.n	6d1c <Inhibit_Flag+0x80>
    6d12:	4b1b      	ldr	r3, [pc, #108]	; (6d80 <Inhibit_Flag+0xe4>)
    6d14:	781b      	ldrb	r3, [r3, #0]
    6d16:	b25b      	sxtb	r3, r3
    6d18:	330a      	adds	r3, #10
    6d1a:	da0f      	bge.n	6d3c <Inhibit_Flag+0xa0>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_on_cnt;
    6d1c:	4b19      	ldr	r3, [pc, #100]	; (6d84 <Inhibit_Flag+0xe8>)
    6d1e:	881b      	ldrh	r3, [r3, #0]
    6d20:	491d      	ldr	r1, [pc, #116]	; (6d98 <Inhibit_Flag+0xfc>)
    6d22:	8809      	ldrh	r1, [r1, #0]
    6d24:	1a5b      	subs	r3, r3, r1
    6d26:	b29b      	uxth	r3, r3
    6d28:	491c      	ldr	r1, [pc, #112]	; (6d9c <Inhibit_Flag+0x100>)
    6d2a:	800b      	strh	r3, [r1, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6d2c:	2b0c      	cmp	r3, #12
    6d2e:	d909      	bls.n	6d44 <Inhibit_Flag+0xa8>
		{
			BatteryState.val.DCH_Inhibit_Temp = 1; //设置 充电禁止温度
    6d30:	4917      	ldr	r1, [pc, #92]	; (6d90 <Inhibit_Flag+0xf4>)
    6d32:	7808      	ldrb	r0, [r1, #0]
    6d34:	2320      	movs	r3, #32
    6d36:	4303      	orrs	r3, r0
    6d38:	700b      	strb	r3, [r1, #0]
    6d3a:	e003      	b.n	6d44 <Inhibit_Flag+0xa8>
		}
	}
	else
	{
		DCH_Inhibit_Temp_on_cnt = sys_250ms_cnt;
    6d3c:	4b11      	ldr	r3, [pc, #68]	; (6d84 <Inhibit_Flag+0xe8>)
    6d3e:	8819      	ldrh	r1, [r3, #0]
    6d40:	4b15      	ldr	r3, [pc, #84]	; (6d98 <Inhibit_Flag+0xfc>)
    6d42:	8019      	strh	r1, [r3, #0]
	}

	if (nADC_TMONI_BAT_MAX < DCH_Inhibit_Temp_HR && nADC_TMONI_BAT_MIN > DCH_Inhibit_Temp_LR )    //充电温度正常
    6d44:	2a27      	cmp	r2, #39	; 0x27
    6d46:	dc14      	bgt.n	6d72 <Inhibit_Flag+0xd6>
    6d48:	4b0d      	ldr	r3, [pc, #52]	; (6d80 <Inhibit_Flag+0xe4>)
    6d4a:	781b      	ldrb	r3, [r3, #0]
    6d4c:	b25b      	sxtb	r3, r3
    6d4e:	3304      	adds	r3, #4
    6d50:	db0f      	blt.n	6d72 <Inhibit_Flag+0xd6>
	{
		DCH_Inhibit_Temp_cnt = sys_250ms_cnt - DCH_Inhibit_Temp_off_cnt;
    6d52:	4b0c      	ldr	r3, [pc, #48]	; (6d84 <Inhibit_Flag+0xe8>)
    6d54:	881b      	ldrh	r3, [r3, #0]
    6d56:	4a12      	ldr	r2, [pc, #72]	; (6da0 <Inhibit_Flag+0x104>)
    6d58:	8812      	ldrh	r2, [r2, #0]
    6d5a:	1a9b      	subs	r3, r3, r2
    6d5c:	b29b      	uxth	r3, r3
    6d5e:	4a0f      	ldr	r2, [pc, #60]	; (6d9c <Inhibit_Flag+0x100>)
    6d60:	8013      	strh	r3, [r2, #0]
		if (DCH_Inhibit_Temp_cnt > PROTECT_DELAY_3S)
    6d62:	2b0c      	cmp	r3, #12
    6d64:	d909      	bls.n	6d7a <Inhibit_Flag+0xde>
		{
			BatteryState.val.DCH_Inhibit_Temp = 0; //解除 充电禁止温度
    6d66:	4a0a      	ldr	r2, [pc, #40]	; (6d90 <Inhibit_Flag+0xf4>)
    6d68:	7813      	ldrb	r3, [r2, #0]
    6d6a:	2120      	movs	r1, #32
    6d6c:	438b      	bics	r3, r1
    6d6e:	7013      	strb	r3, [r2, #0]
    6d70:	e003      	b.n	6d7a <Inhibit_Flag+0xde>
		}
	}
	else
	{
		CHG_Inhibit_Temp_off_cnt = sys_250ms_cnt;
    6d72:	4b04      	ldr	r3, [pc, #16]	; (6d84 <Inhibit_Flag+0xe8>)
    6d74:	881a      	ldrh	r2, [r3, #0]
    6d76:	4b07      	ldr	r3, [pc, #28]	; (6d94 <Inhibit_Flag+0xf8>)
    6d78:	801a      	strh	r2, [r3, #0]
	}
	
}
    6d7a:	4770      	bx	lr
    6d7c:	20001114 	.word	0x20001114
    6d80:	20000e84 	.word	0x20000e84
    6d84:	2000022e 	.word	0x2000022e
    6d88:	20000e00 	.word	0x20000e00
    6d8c:	20000df4 	.word	0x20000df4
    6d90:	20001144 	.word	0x20001144
    6d94:	20000e1c 	.word	0x20000e1c
    6d98:	20000e20 	.word	0x20000e20
    6d9c:	20000de0 	.word	0x20000de0
    6da0:	20000de2 	.word	0x20000de2

00006da4 <Action_Flag>:

void Action_Flag(void)
{
	if(nADC_CURRENT > CURRENT_CHG_STATE)
    6da4:	4b0e      	ldr	r3, [pc, #56]	; (6de0 <Action_Flag+0x3c>)
    6da6:	2200      	movs	r2, #0
    6da8:	5e9b      	ldrsh	r3, [r3, r2]
    6daa:	2b28      	cmp	r3, #40	; 0x28
    6dac:	dd07      	ble.n	6dbe <Action_Flag+0x1a>
	{
		BatteryState.val.ActionState = 2; // 电池状态设定为充电
    6dae:	490d      	ldr	r1, [pc, #52]	; (6de4 <Action_Flag+0x40>)
    6db0:	780b      	ldrb	r3, [r1, #0]
    6db2:	2203      	movs	r2, #3
    6db4:	4393      	bics	r3, r2
    6db6:	2202      	movs	r2, #2
    6db8:	4313      	orrs	r3, r2
    6dba:	700b      	strb	r3, [r1, #0]
    6dbc:	e00e      	b.n	6ddc <Action_Flag+0x38>
	}
	else if (nADC_CURRENT < CURRENT_DCH_STATE)
    6dbe:	3328      	adds	r3, #40	; 0x28
    6dc0:	da05      	bge.n	6dce <Action_Flag+0x2a>
	{
		BatteryState.val.ActionState = 3; // 电池状态设定为放电
    6dc2:	4a08      	ldr	r2, [pc, #32]	; (6de4 <Action_Flag+0x40>)
    6dc4:	7811      	ldrb	r1, [r2, #0]
    6dc6:	2303      	movs	r3, #3
    6dc8:	430b      	orrs	r3, r1
    6dca:	7013      	strb	r3, [r2, #0]
    6dcc:	e006      	b.n	6ddc <Action_Flag+0x38>
	}
	else
	{
		BatteryState.val.ActionState = 1; // 电池状态设定为停止
    6dce:	4905      	ldr	r1, [pc, #20]	; (6de4 <Action_Flag+0x40>)
    6dd0:	780b      	ldrb	r3, [r1, #0]
    6dd2:	2203      	movs	r2, #3
    6dd4:	4393      	bics	r3, r2
    6dd6:	2201      	movs	r2, #1
    6dd8:	4313      	orrs	r3, r2
    6dda:	700b      	strb	r3, [r1, #0]
	}
    6ddc:	4770      	bx	lr
    6dde:	46c0      	nop			; (mov r8, r8)
    6de0:	20000faa 	.word	0x20000faa
    6de4:	20001144 	.word	0x20001144

00006de8 <Abnormal_Flag>:
	}
}


void Abnormal_Flag(void)
{
    6de8:	b510      	push	{r4, lr}
	OCHG_Flag();
    6dea:	4b08      	ldr	r3, [pc, #32]	; (6e0c <Abnormal_Flag+0x24>)
    6dec:	4798      	blx	r3
	ODCH_Flag();
    6dee:	4b08      	ldr	r3, [pc, #32]	; (6e10 <Abnormal_Flag+0x28>)
    6df0:	4798      	blx	r3
	OCC_Flag();
    6df2:	4b08      	ldr	r3, [pc, #32]	; (6e14 <Abnormal_Flag+0x2c>)
    6df4:	4798      	blx	r3
	ODC_Flag();
    6df6:	4b08      	ldr	r3, [pc, #32]	; (6e18 <Abnormal_Flag+0x30>)
    6df8:	4798      	blx	r3
	OTEMP_Flag();	
    6dfa:	4b08      	ldr	r3, [pc, #32]	; (6e1c <Abnormal_Flag+0x34>)
    6dfc:	4798      	blx	r3
	Stop_Flag();
    6dfe:	4b08      	ldr	r3, [pc, #32]	; (6e20 <Abnormal_Flag+0x38>)
    6e00:	4798      	blx	r3
	Inhibit_Flag();
    6e02:	4b08      	ldr	r3, [pc, #32]	; (6e24 <Abnormal_Flag+0x3c>)
    6e04:	4798      	blx	r3
	Action_Flag();
    6e06:	4b08      	ldr	r3, [pc, #32]	; (6e28 <Abnormal_Flag+0x40>)
    6e08:	4798      	blx	r3
}
    6e0a:	bd10      	pop	{r4, pc}
    6e0c:	000065b5 	.word	0x000065b5
    6e10:	000066e1 	.word	0x000066e1
    6e14:	00006809 	.word	0x00006809
    6e18:	00006995 	.word	0x00006995
    6e1c:	00006ac5 	.word	0x00006ac5
    6e20:	00006bd5 	.word	0x00006bd5
    6e24:	00006c9d 	.word	0x00006c9d
    6e28:	00006da5 	.word	0x00006da5

00006e2c <SoftMeansureControl>:
OUTPUT			: None
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SoftMeansureControl(void)
{
    6e2c:	b510      	push	{r4, lr}
	uint16_t cell_err_on_cnt;
	uint16_t cell_err2_on_cnt;
	uint16_t cell_err3_on_cnt;
		
	// 压差超过500mV提示电芯故障
	if((nADC_CELL_MAX - nADC_CELL_MIN)>VCELL_SUB_0V5)
    6e2e:	4b3b      	ldr	r3, [pc, #236]	; (6f1c <SoftMeansureControl+0xf0>)
    6e30:	881a      	ldrh	r2, [r3, #0]
    6e32:	4b3b      	ldr	r3, [pc, #236]	; (6f20 <SoftMeansureControl+0xf4>)
    6e34:	881b      	ldrh	r3, [r3, #0]
    6e36:	1ad0      	subs	r0, r2, r3
    6e38:	493a      	ldr	r1, [pc, #232]	; (6f24 <SoftMeansureControl+0xf8>)
    6e3a:	4288      	cmp	r0, r1
    6e3c:	dd02      	ble.n	6e44 <SoftMeansureControl+0x18>
	{
		cell_err_on_cnt = sys_250ms_cnt - cell_err_cnt;
    6e3e:	493a      	ldr	r1, [pc, #232]	; (6f28 <SoftMeansureControl+0xfc>)
    6e40:	8809      	ldrh	r1, [r1, #0]
    6e42:	e003      	b.n	6e4c <SoftMeansureControl+0x20>
			//            sys_err_flags.val.cell_err_flag = 1; //XXY
		}
	}
	else
	{
		cell_err_cnt =sys_250ms_cnt;
    6e44:	4938      	ldr	r1, [pc, #224]	; (6f28 <SoftMeansureControl+0xfc>)
    6e46:	8808      	ldrh	r0, [r1, #0]
    6e48:	4938      	ldr	r1, [pc, #224]	; (6f2c <SoftMeansureControl+0x100>)
    6e4a:	8008      	strh	r0, [r1, #0]
	}
	// 最低电压低于1.5V提示电芯故障
	if(nADC_CELL_MIN<VCELL_ERR)
    6e4c:	4938      	ldr	r1, [pc, #224]	; (6f30 <SoftMeansureControl+0x104>)
    6e4e:	428b      	cmp	r3, r1
    6e50:	d80d      	bhi.n	6e6e <SoftMeansureControl+0x42>
	{
		cell_err2_on_cnt =sys_250ms_cnt - cell_err2_cnt;
    6e52:	4935      	ldr	r1, [pc, #212]	; (6f28 <SoftMeansureControl+0xfc>)
    6e54:	8809      	ldrh	r1, [r1, #0]
    6e56:	4837      	ldr	r0, [pc, #220]	; (6f34 <SoftMeansureControl+0x108>)
		if(cell_err2_on_cnt >PROTECT_DELAY_30S)
    6e58:	8800      	ldrh	r0, [r0, #0]
    6e5a:	1a09      	subs	r1, r1, r0
    6e5c:	b289      	uxth	r1, r1
    6e5e:	2978      	cmp	r1, #120	; 0x78
    6e60:	d909      	bls.n	6e76 <SoftMeansureControl+0x4a>
		{
			sys_err_flags.val.cell_err_flag = 1;
    6e62:	4835      	ldr	r0, [pc, #212]	; (6f38 <SoftMeansureControl+0x10c>)
    6e64:	7804      	ldrb	r4, [r0, #0]
    6e66:	2102      	movs	r1, #2
    6e68:	4321      	orrs	r1, r4
    6e6a:	7001      	strb	r1, [r0, #0]
    6e6c:	e003      	b.n	6e76 <SoftMeansureControl+0x4a>
		}
	}
	else
	{
		cell_err2_cnt =sys_250ms_cnt;
    6e6e:	492e      	ldr	r1, [pc, #184]	; (6f28 <SoftMeansureControl+0xfc>)
    6e70:	8808      	ldrh	r0, [r1, #0]
    6e72:	4930      	ldr	r1, [pc, #192]	; (6f34 <SoftMeansureControl+0x108>)
    6e74:	8008      	strh	r0, [r1, #0]
	}
	// 最高电压高于4.3V提示电芯故障改为
	if(nADC_CELL_MAX>VCELL_HIGH_ERR)    //zzy if(nADC_CELL_MIN>VCELL_HIGH_ERR)
    6e76:	4931      	ldr	r1, [pc, #196]	; (6f3c <SoftMeansureControl+0x110>)
    6e78:	428a      	cmp	r2, r1
    6e7a:	d90d      	bls.n	6e98 <SoftMeansureControl+0x6c>
	{
		cell_err3_on_cnt =sys_250ms_cnt - cell_err3_cnt;
    6e7c:	492a      	ldr	r1, [pc, #168]	; (6f28 <SoftMeansureControl+0xfc>)
    6e7e:	8809      	ldrh	r1, [r1, #0]
    6e80:	482f      	ldr	r0, [pc, #188]	; (6f40 <SoftMeansureControl+0x114>)
		if(cell_err3_on_cnt >PROTECT_DELAY_30S)
    6e82:	8800      	ldrh	r0, [r0, #0]
    6e84:	1a09      	subs	r1, r1, r0
    6e86:	b289      	uxth	r1, r1
    6e88:	2978      	cmp	r1, #120	; 0x78
    6e8a:	d909      	bls.n	6ea0 <SoftMeansureControl+0x74>
		{
			sys_err_flags.val.cell_err_flag = 1;  //XXY zzy
    6e8c:	482a      	ldr	r0, [pc, #168]	; (6f38 <SoftMeansureControl+0x10c>)
    6e8e:	7804      	ldrb	r4, [r0, #0]
    6e90:	2102      	movs	r1, #2
    6e92:	4321      	orrs	r1, r4
    6e94:	7001      	strb	r1, [r0, #0]
    6e96:	e003      	b.n	6ea0 <SoftMeansureControl+0x74>
		}
	}
	else
	{
		cell_err3_cnt =sys_250ms_cnt;
    6e98:	4923      	ldr	r1, [pc, #140]	; (6f28 <SoftMeansureControl+0xfc>)
    6e9a:	8808      	ldrh	r0, [r1, #0]
    6e9c:	4928      	ldr	r1, [pc, #160]	; (6f40 <SoftMeansureControl+0x114>)
    6e9e:	8008      	strh	r0, [r1, #0]
	}
	// 低于2.5V进入SHDN
	if(nADC_CELL_MIN < VCELL_SHDN)
    6ea0:	4928      	ldr	r1, [pc, #160]	; (6f44 <SoftMeansureControl+0x118>)
    6ea2:	428b      	cmp	r3, r1
    6ea4:	d802      	bhi.n	6eac <SoftMeansureControl+0x80>
	{
		shdn_on_cnt = sys_250ms_cnt - cell_shdn_cnt;  // 250ms
    6ea6:	4920      	ldr	r1, [pc, #128]	; (6f28 <SoftMeansureControl+0xfc>)
    6ea8:	8809      	ldrh	r1, [r1, #0]
    6eaa:	e003      	b.n	6eb4 <SoftMeansureControl+0x88>
			//            SHDN_SetHigh();
		}
	}
	else
	{
		cell_shdn_cnt = sys_250ms_cnt;
    6eac:	491e      	ldr	r1, [pc, #120]	; (6f28 <SoftMeansureControl+0xfc>)
    6eae:	8808      	ldrh	r0, [r1, #0]
    6eb0:	4925      	ldr	r1, [pc, #148]	; (6f48 <SoftMeansureControl+0x11c>)
    6eb2:	8008      	strh	r0, [r1, #0]
	}
	
	if(nADC_CELL_MIN < VCELL_LOW_ALARM)
    6eb4:	4925      	ldr	r1, [pc, #148]	; (6f4c <SoftMeansureControl+0x120>)
    6eb6:	428b      	cmp	r3, r1
    6eb8:	d80d      	bhi.n	6ed6 <SoftMeansureControl+0xaa>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    6eba:	4b1b      	ldr	r3, [pc, #108]	; (6f28 <SoftMeansureControl+0xfc>)
    6ebc:	881b      	ldrh	r3, [r3, #0]
    6ebe:	4924      	ldr	r1, [pc, #144]	; (6f50 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6ec0:	8809      	ldrh	r1, [r1, #0]
    6ec2:	1a5b      	subs	r3, r3, r1
    6ec4:	b29b      	uxth	r3, r3
    6ec6:	2b08      	cmp	r3, #8
    6ec8:	d90e      	bls.n	6ee8 <SoftMeansureControl+0xbc>
		{
			sys_flags.val.cell_low_alarm_flag = 1;
    6eca:	4922      	ldr	r1, [pc, #136]	; (6f54 <SoftMeansureControl+0x128>)
    6ecc:	7808      	ldrb	r0, [r1, #0]
    6ece:	2340      	movs	r3, #64	; 0x40
    6ed0:	4303      	orrs	r3, r0
    6ed2:	700b      	strb	r3, [r1, #0]
    6ed4:	e008      	b.n	6ee8 <SoftMeansureControl+0xbc>
		}
	}
	else
	{
		cell_alarm_cnt = sys_250ms_cnt;
    6ed6:	4b14      	ldr	r3, [pc, #80]	; (6f28 <SoftMeansureControl+0xfc>)
    6ed8:	8819      	ldrh	r1, [r3, #0]
    6eda:	4b1d      	ldr	r3, [pc, #116]	; (6f50 <SoftMeansureControl+0x124>)
    6edc:	8019      	strh	r1, [r3, #0]
		sys_flags.val.cell_low_alarm_flag = 0;
    6ede:	491d      	ldr	r1, [pc, #116]	; (6f54 <SoftMeansureControl+0x128>)
    6ee0:	780b      	ldrb	r3, [r1, #0]
    6ee2:	2040      	movs	r0, #64	; 0x40
    6ee4:	4383      	bics	r3, r0
    6ee6:	700b      	strb	r3, [r1, #0]
	}
	if(nADC_CELL_MAX > VCELL_HIGH_ALARM)
    6ee8:	4b1b      	ldr	r3, [pc, #108]	; (6f58 <SoftMeansureControl+0x12c>)
    6eea:	429a      	cmp	r2, r3
    6eec:	d90e      	bls.n	6f0c <SoftMeansureControl+0xe0>
	{
		cell_alarm_on_cnt = sys_250ms_cnt - cell_alarm_cnt;  // 250ms
    6eee:	4b0e      	ldr	r3, [pc, #56]	; (6f28 <SoftMeansureControl+0xfc>)
    6ef0:	881b      	ldrh	r3, [r3, #0]
    6ef2:	4a17      	ldr	r2, [pc, #92]	; (6f50 <SoftMeansureControl+0x124>)
		if(cell_alarm_on_cnt>PROTECT_DELAY_2S)
    6ef4:	8812      	ldrh	r2, [r2, #0]
    6ef6:	1a9b      	subs	r3, r3, r2
    6ef8:	b29b      	uxth	r3, r3
    6efa:	2b08      	cmp	r3, #8
    6efc:	d90b      	bls.n	6f16 <SoftMeansureControl+0xea>
		{
			sys_flags.val.cell_high_alarm_flag = 1;//原本写错了吧zzy sys_flags.val.cell_low_alarm_flag = 1;
    6efe:	4a15      	ldr	r2, [pc, #84]	; (6f54 <SoftMeansureControl+0x128>)
    6f00:	7813      	ldrb	r3, [r2, #0]
    6f02:	2180      	movs	r1, #128	; 0x80
    6f04:	4249      	negs	r1, r1
    6f06:	430b      	orrs	r3, r1
    6f08:	7013      	strb	r3, [r2, #0]
    6f0a:	e004      	b.n	6f16 <SoftMeansureControl+0xea>
		}
	}
	else
	{
		sys_flags.val.cell_high_alarm_flag = 0;
    6f0c:	4a11      	ldr	r2, [pc, #68]	; (6f54 <SoftMeansureControl+0x128>)
    6f0e:	7813      	ldrb	r3, [r2, #0]
    6f10:	217f      	movs	r1, #127	; 0x7f
    6f12:	400b      	ands	r3, r1
    6f14:	7013      	strb	r3, [r2, #0]
		
	}

	//添加异常flag计数函数
	Abnormal_Flag();
    6f16:	4b11      	ldr	r3, [pc, #68]	; (6f5c <SoftMeansureControl+0x130>)
    6f18:	4798      	blx	r3
	
}
    6f1a:	bd10      	pop	{r4, pc}
    6f1c:	20000f7c 	.word	0x20000f7c
    6f20:	20000f42 	.word	0x20000f42
    6f24:	00000666 	.word	0x00000666
    6f28:	2000022e 	.word	0x2000022e
    6f2c:	20000238 	.word	0x20000238
    6f30:	00001332 	.word	0x00001332
    6f34:	20000240 	.word	0x20000240
    6f38:	20001010 	.word	0x20001010
    6f3c:	0000370a 	.word	0x0000370a
    6f40:	20000242 	.word	0x20000242
    6f44:	00001d6f 	.word	0x00001d6f
    6f48:	20000230 	.word	0x20000230
    6f4c:	00002665 	.word	0x00002665
    6f50:	2000023c 	.word	0x2000023c
    6f54:	20000fac 	.word	0x20000fac
    6f58:	00003624 	.word	0x00003624
    6f5c:	00006de9 	.word	0x00006de9

00006f60 <AFE_Control>:
OUTPUT			: None
UPDATE			:
DATE			: 2016/06/24
*****************************************************************************/
void AFE_Control(void)
{
    6f60:	b510      	push	{r4, lr}
	HardwareProtection();//硬件保护
    6f62:	4b04      	ldr	r3, [pc, #16]	; (6f74 <AFE_Control+0x14>)
    6f64:	4798      	blx	r3
	SoftwareProtection();//软件保护
    6f66:	4b04      	ldr	r3, [pc, #16]	; (6f78 <AFE_Control+0x18>)
    6f68:	4798      	blx	r3
	SoftMeansureControl(); //软件采集保护
    6f6a:	4b04      	ldr	r3, [pc, #16]	; (6f7c <AFE_Control+0x1c>)
    6f6c:	4798      	blx	r3

	//Cell_Balance(); //均衡
	//一切都正常,但是PCB过温了,说明可能出现了反接,充放电管都关闭,直到温度降低回85℃
	PCB_Protect();
    6f6e:	4b04      	ldr	r3, [pc, #16]	; (6f80 <AFE_Control+0x20>)
    6f70:	4798      	blx	r3
}
    6f72:	bd10      	pop	{r4, pc}
    6f74:	00005fe1 	.word	0x00005fe1
    6f78:	00006091 	.word	0x00006091
    6f7c:	00006e2d 	.word	0x00006e2d
    6f80:	00006339 	.word	0x00006339

00006f84 <VbatToSoc>:
OUTPUT			: 容量值
NOTICE			: 折半查表
DATE			: 2016/06/27
*****************************************************************************/
uint8_t VbatToSoc(uint16_t vbat_val)
{
    6f84:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f86:	1e04      	subs	r4, r0, #0
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出

		if(vbat_val == Cell_volt[mid])
    6f88:	4b10      	ldr	r3, [pc, #64]	; (6fcc <VbatToSoc+0x48>)
    6f8a:	429c      	cmp	r4, r3
    6f8c:	d01a      	beq.n	6fc4 <VbatToSoc+0x40>
    6f8e:	2032      	movs	r0, #50	; 0x32
    6f90:	2165      	movs	r1, #101	; 0x65
    6f92:	2200      	movs	r2, #0
    6f94:	4e0e      	ldr	r6, [pc, #56]	; (6fd0 <VbatToSoc+0x4c>)
    6f96:	25ff      	movs	r5, #255	; 0xff
    6f98:	e00c      	b.n	6fb4 <VbatToSoc+0x30>
	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6f9a:	1853      	adds	r3, r2, r1
    6f9c:	0fd8      	lsrs	r0, r3, #31
    6f9e:	18c3      	adds	r3, r0, r3
    6fa0:	105b      	asrs	r3, r3, #1
    6fa2:	b2d8      	uxtb	r0, r3

		if(vbat_val == Cell_volt[mid])
    6fa4:	402b      	ands	r3, r5
    6fa6:	005b      	lsls	r3, r3, #1
    6fa8:	5b9b      	ldrh	r3, [r3, r6]
    6faa:	42a3      	cmp	r3, r4
    6fac:	d00d      	beq.n	6fca <VbatToSoc+0x46>
		{break;}    // 索引到刚好相等的值，则马上返回
		if(high - low == 1)
    6fae:	1a8f      	subs	r7, r1, r2
    6fb0:	2f01      	cmp	r7, #1
    6fb2:	d009      	beq.n	6fc8 <VbatToSoc+0x44>
		{
			mid = low;                 // 由于不是精确查找，若在小区间内，取小值
			break;
		}
		if(vbat_val < Cell_volt[mid])
    6fb4:	429c      	cmp	r4, r3
    6fb6:	d301      	bcc.n	6fbc <VbatToSoc+0x38>
    6fb8:	0002      	movs	r2, r0
    6fba:	e000      	b.n	6fbe <VbatToSoc+0x3a>
    6fbc:	0001      	movs	r1, r0
{

	uint8_t low = 0;
	uint8_t high = 101;    //修改
	uint8_t mid;
	while(low < high)
    6fbe:	4291      	cmp	r1, r2
    6fc0:	d8eb      	bhi.n	6f9a <VbatToSoc+0x16>
    6fc2:	e002      	b.n	6fca <VbatToSoc+0x46>
	{
		mid = (low + high)/2;    // 先执行除法，再加法。防止low + high > 256 而溢出
    6fc4:	2032      	movs	r0, #50	; 0x32
    6fc6:	e000      	b.n	6fca <VbatToSoc+0x46>
    6fc8:	0010      	movs	r0, r2
		else
		{low = mid;}
	}

	return mid;
}
    6fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6fcc:	00000e66 	.word	0x00000e66
    6fd0:	0000a47c 	.word	0x0000a47c

00006fd4 <Cap_Update_Check>:
OUTPUT			: None
NOTICE			: 不在充电放电超过一定时间进行电压补偿
DATE			: 2016/06/24
*****************************************************************************/
void Cap_Update_Check(void)
{
    6fd4:	b570      	push	{r4, r5, r6, lr}
	uint16_t vbat_sub =0;
	uint8_t new_cap_rate;
	uint32_t deta_cap_rate,new_cap_rate2;
	uint32_t capacity_volt;
	//    ULONG temp2 = 0;                //同时修正soc值20161009zzysoc1
	if((nADC_CURRENT <CUR_CHG_01C)&&(nADC_CURRENT >CUR_DCH_01C))
    6fd6:	4bbc      	ldr	r3, [pc, #752]	; (72c8 <Cap_Update_Check+0x2f4>)
    6fd8:	881b      	ldrh	r3, [r3, #0]
    6fda:	33b5      	adds	r3, #181	; 0xb5
    6fdc:	b29b      	uxth	r3, r3
    6fde:	22b5      	movs	r2, #181	; 0xb5
    6fe0:	0052      	lsls	r2, r2, #1
    6fe2:	4293      	cmp	r3, r2
    6fe4:	d85b      	bhi.n	709e <Cap_Update_Check+0xca>
	{
		sys_flags.val.cap_update_end_flag =0;
    6fe6:	4ab9      	ldr	r2, [pc, #740]	; (72cc <Cap_Update_Check+0x2f8>)
    6fe8:	7853      	ldrb	r3, [r2, #1]
    6fea:	2110      	movs	r1, #16
    6fec:	438b      	bics	r3, r1
    6fee:	7053      	strb	r3, [r2, #1]
		cap_update_reload_cnt =0;
    6ff0:	2200      	movs	r2, #0
    6ff2:	4bb7      	ldr	r3, [pc, #732]	; (72d0 <Cap_Update_Check+0x2fc>)
    6ff4:	701a      	strb	r2, [r3, #0]
		if(vbat_1min_delay ==0)
    6ff6:	4bb7      	ldr	r3, [pc, #732]	; (72d4 <Cap_Update_Check+0x300>)
    6ff8:	881b      	ldrh	r3, [r3, #0]
    6ffa:	2b00      	cmp	r3, #0
    6ffc:	d12c      	bne.n	7058 <Cap_Update_Check+0x84>
		{
			vbat_1min_last_val = Total_VBAT;
    6ffe:	4bb6      	ldr	r3, [pc, #728]	; (72d8 <Cap_Update_Check+0x304>)
    7000:	8818      	ldrh	r0, [r3, #0]
    7002:	4bb6      	ldr	r3, [pc, #728]	; (72dc <Cap_Update_Check+0x308>)
    7004:	8018      	strh	r0, [r3, #0]
			vbat_1min_delay++;
    7006:	3201      	adds	r2, #1
    7008:	4bb2      	ldr	r3, [pc, #712]	; (72d4 <Cap_Update_Check+0x300>)
    700a:	801a      	strh	r2, [r3, #0]
			//电压查表
			capacity_volt = (uint32_t)Total_VBAT*5000/16384;
			new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    700c:	4bb4      	ldr	r3, [pc, #720]	; (72e0 <Cap_Update_Check+0x30c>)
    700e:	4358      	muls	r0, r3
    7010:	0b80      	lsrs	r0, r0, #14
    7012:	4bb4      	ldr	r3, [pc, #720]	; (72e4 <Cap_Update_Check+0x310>)
    7014:	4798      	blx	r3
			//电压查表一次,估计误差值,10分钟/误差值等于更新时间
			if(new_cap_rate>g_sys_cap.val.re_cap_rate)
    7016:	4bb4      	ldr	r3, [pc, #720]	; (72e8 <Cap_Update_Check+0x314>)
    7018:	7c9b      	ldrb	r3, [r3, #18]
    701a:	b2db      	uxtb	r3, r3
    701c:	4298      	cmp	r0, r3
    701e:	d905      	bls.n	702c <Cap_Update_Check+0x58>
			{
				deta_time_val = new_cap_rate - g_sys_cap.val.re_cap_rate;
    7020:	4bb1      	ldr	r3, [pc, #708]	; (72e8 <Cap_Update_Check+0x314>)
    7022:	7c9b      	ldrb	r3, [r3, #18]
    7024:	1ac0      	subs	r0, r0, r3
    7026:	4bb1      	ldr	r3, [pc, #708]	; (72ec <Cap_Update_Check+0x318>)
    7028:	8018      	strh	r0, [r3, #0]
    702a:	e004      	b.n	7036 <Cap_Update_Check+0x62>
			}
			else
			{
				deta_time_val = g_sys_cap.val.re_cap_rate - new_cap_rate;
    702c:	4bae      	ldr	r3, [pc, #696]	; (72e8 <Cap_Update_Check+0x314>)
    702e:	7c9b      	ldrb	r3, [r3, #18]
    7030:	1a18      	subs	r0, r3, r0
    7032:	4bae      	ldr	r3, [pc, #696]	; (72ec <Cap_Update_Check+0x318>)
    7034:	8018      	strh	r0, [r3, #0]
			}
			if(deta_time_val != 0)
    7036:	4bad      	ldr	r3, [pc, #692]	; (72ec <Cap_Update_Check+0x318>)
    7038:	8819      	ldrh	r1, [r3, #0]
    703a:	2900      	cmp	r1, #0
    703c:	d008      	beq.n	7050 <Cap_Update_Check+0x7c>
			{
				deta_time_val *= deta_time_val;
				deta_time_val = 2400/deta_time_val;
    703e:	4349      	muls	r1, r1
    7040:	b289      	uxth	r1, r1
    7042:	2096      	movs	r0, #150	; 0x96
    7044:	0100      	lsls	r0, r0, #4
    7046:	4baa      	ldr	r3, [pc, #680]	; (72f0 <Cap_Update_Check+0x31c>)
    7048:	4798      	blx	r3
    704a:	4ba8      	ldr	r3, [pc, #672]	; (72ec <Cap_Update_Check+0x318>)
    704c:	8018      	strh	r0, [r3, #0]
    704e:	e039      	b.n	70c4 <Cap_Update_Check+0xf0>
			}
			else
			{
				deta_time_val = 120;
    7050:	2278      	movs	r2, #120	; 0x78
    7052:	4ba6      	ldr	r3, [pc, #664]	; (72ec <Cap_Update_Check+0x318>)
    7054:	801a      	strh	r2, [r3, #0]
    7056:	e035      	b.n	70c4 <Cap_Update_Check+0xf0>
			}
		}
		else
		{
			vbat_1min_delay++;
    7058:	3301      	adds	r3, #1
    705a:	b29b      	uxth	r3, r3
    705c:	4a9d      	ldr	r2, [pc, #628]	; (72d4 <Cap_Update_Check+0x300>)
    705e:	8013      	strh	r3, [r2, #0]
			if(vbat_1min_delay > deta_time_val)
    7060:	4aa2      	ldr	r2, [pc, #648]	; (72ec <Cap_Update_Check+0x318>)
    7062:	8812      	ldrh	r2, [r2, #0]
    7064:	429a      	cmp	r2, r3
    7066:	d22d      	bcs.n	70c4 <Cap_Update_Check+0xf0>
			{
				if(Total_VBAT > vbat_1min_last_val)
    7068:	4b9b      	ldr	r3, [pc, #620]	; (72d8 <Cap_Update_Check+0x304>)
    706a:	881a      	ldrh	r2, [r3, #0]
    706c:	4b9b      	ldr	r3, [pc, #620]	; (72dc <Cap_Update_Check+0x308>)
    706e:	881b      	ldrh	r3, [r3, #0]
    7070:	429a      	cmp	r2, r3
    7072:	d902      	bls.n	707a <Cap_Update_Check+0xa6>
				{
					vbat_sub = Total_VBAT - vbat_1min_last_val;
    7074:	1ad3      	subs	r3, r2, r3
    7076:	b29b      	uxth	r3, r3
    7078:	e001      	b.n	707e <Cap_Update_Check+0xaa>
				}
				else
				{
					vbat_sub = vbat_1min_last_val - Total_VBAT;
    707a:	1a9b      	subs	r3, r3, r2
    707c:	b29b      	uxth	r3, r3
				}
				if(vbat_sub < VBAT_SOC_UPDATE)
    707e:	22f4      	movs	r2, #244	; 0xf4
    7080:	32ff      	adds	r2, #255	; 0xff
    7082:	4293      	cmp	r3, r2
    7084:	d807      	bhi.n	7096 <Cap_Update_Check+0xc2>
				{
					sys_flags.val.re_cap_update_flag = true;
    7086:	4a91      	ldr	r2, [pc, #580]	; (72cc <Cap_Update_Check+0x2f8>)
    7088:	7851      	ldrb	r1, [r2, #1]
    708a:	2302      	movs	r3, #2
    708c:	430b      	orrs	r3, r1
    708e:	7053      	strb	r3, [r2, #1]
					stop_cap_update_val =1;
    7090:	2201      	movs	r2, #1
    7092:	4b98      	ldr	r3, [pc, #608]	; (72f4 <Cap_Update_Check+0x320>)
    7094:	701a      	strb	r2, [r3, #0]
				}
				vbat_1min_delay =0;
    7096:	2200      	movs	r2, #0
    7098:	4b8e      	ldr	r3, [pc, #568]	; (72d4 <Cap_Update_Check+0x300>)
    709a:	801a      	strh	r2, [r3, #0]
    709c:	e012      	b.n	70c4 <Cap_Update_Check+0xf0>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    709e:	4b8c      	ldr	r3, [pc, #560]	; (72d0 <Cap_Update_Check+0x2fc>)
    70a0:	781b      	ldrb	r3, [r3, #0]
    70a2:	3301      	adds	r3, #1
    70a4:	b2db      	uxtb	r3, r3
		if(cap_update_reload_cnt >3)
    70a6:	2b03      	cmp	r3, #3
    70a8:	d802      	bhi.n	70b0 <Cap_Update_Check+0xdc>
			}
		}
	}
	else
	{
		cap_update_reload_cnt++; //超过3次重新计时
    70aa:	4a89      	ldr	r2, [pc, #548]	; (72d0 <Cap_Update_Check+0x2fc>)
    70ac:	7013      	strb	r3, [r2, #0]
    70ae:	e009      	b.n	70c4 <Cap_Update_Check+0xf0>
		if(cap_update_reload_cnt >3)
		{
			cap_update_reload_cnt =0;
    70b0:	2300      	movs	r3, #0
    70b2:	4a87      	ldr	r2, [pc, #540]	; (72d0 <Cap_Update_Check+0x2fc>)
    70b4:	7013      	strb	r3, [r2, #0]
			vbat_1min_delay =0;
    70b6:	4a87      	ldr	r2, [pc, #540]	; (72d4 <Cap_Update_Check+0x300>)
    70b8:	8013      	strh	r3, [r2, #0]
			sys_flags.val.cap_update_end_flag =1;
    70ba:	4a84      	ldr	r2, [pc, #528]	; (72cc <Cap_Update_Check+0x2f8>)
    70bc:	7851      	ldrb	r1, [r2, #1]
    70be:	2310      	movs	r3, #16
    70c0:	430b      	orrs	r3, r1
    70c2:	7053      	strb	r3, [r2, #1]
	}
	
	
	// 20160722新增 充放电补偿
	//3.2V末端校准,5% 3.8V 10%
	if(nADC_TMONI_BAT_MIN >10)
    70c4:	4b8c      	ldr	r3, [pc, #560]	; (72f8 <Cap_Update_Check+0x324>)
    70c6:	781b      	ldrb	r3, [r3, #0]
    70c8:	b25b      	sxtb	r3, r3
    70ca:	2b0a      	cmp	r3, #10
    70cc:	dc00      	bgt.n	70d0 <Cap_Update_Check+0xfc>
    70ce:	e09d      	b.n	720c <Cap_Update_Check+0x238>
	{
		if((nADC_CURRENT <CUR_DCH_01C)&&(nADC_CURRENT>CUR_DCH_02C))
    70d0:	4b7d      	ldr	r3, [pc, #500]	; (72c8 <Cap_Update_Check+0x2f4>)
    70d2:	881c      	ldrh	r4, [r3, #0]
    70d4:	4b89      	ldr	r3, [pc, #548]	; (72fc <Cap_Update_Check+0x328>)
    70d6:	18e3      	adds	r3, r4, r3
    70d8:	b29b      	uxth	r3, r3
    70da:	229f      	movs	r2, #159	; 0x9f
    70dc:	00d2      	lsls	r2, r2, #3
    70de:	4293      	cmp	r3, r2
    70e0:	d84f      	bhi.n	7182 <Cap_Update_Check+0x1ae>
		{
			if(dch_delay ==0)
    70e2:	4b87      	ldr	r3, [pc, #540]	; (7300 <Cap_Update_Check+0x32c>)
    70e4:	781b      	ldrb	r3, [r3, #0]
    70e6:	2b00      	cmp	r3, #0
    70e8:	d107      	bne.n	70fa <Cap_Update_Check+0x126>
			{
				vbat_10s_last_val = Total_VBAT;
    70ea:	4b7b      	ldr	r3, [pc, #492]	; (72d8 <Cap_Update_Check+0x304>)
    70ec:	881a      	ldrh	r2, [r3, #0]
    70ee:	4b85      	ldr	r3, [pc, #532]	; (7304 <Cap_Update_Check+0x330>)
    70f0:	801a      	strh	r2, [r3, #0]
			}
			dch_delay++;
    70f2:	2201      	movs	r2, #1
    70f4:	4b82      	ldr	r3, [pc, #520]	; (7300 <Cap_Update_Check+0x32c>)
    70f6:	701a      	strb	r2, [r3, #0]
    70f8:	e046      	b.n	7188 <Cap_Update_Check+0x1b4>
    70fa:	3301      	adds	r3, #1
    70fc:	b2db      	uxtb	r3, r3
    70fe:	4a80      	ldr	r2, [pc, #512]	; (7300 <Cap_Update_Check+0x32c>)
    7100:	7013      	strb	r3, [r2, #0]
			if(dch_delay >CAP_10S_DELAY)
    7102:	2b28      	cmp	r3, #40	; 0x28
    7104:	d940      	bls.n	7188 <Cap_Update_Check+0x1b4>
			{
				if(vbat_10s_last_val > Total_VBAT)
    7106:	4b7f      	ldr	r3, [pc, #508]	; (7304 <Cap_Update_Check+0x330>)
    7108:	881b      	ldrh	r3, [r3, #0]
    710a:	4a73      	ldr	r2, [pc, #460]	; (72d8 <Cap_Update_Check+0x304>)
    710c:	8812      	ldrh	r2, [r2, #0]
    710e:	4293      	cmp	r3, r2
    7110:	d933      	bls.n	717a <Cap_Update_Check+0x1a6>
				{
					vbat_sub = vbat_10s_last_val - Total_VBAT;
					if(vbat_sub<VBAT_SOC_UPDATE)
    7112:	1a9b      	subs	r3, r3, r2
    7114:	b29b      	uxth	r3, r3
    7116:	21f4      	movs	r1, #244	; 0xf4
    7118:	31ff      	adds	r1, #255	; 0xff
    711a:	428b      	cmp	r3, r1
    711c:	d82d      	bhi.n	717a <Cap_Update_Check+0x1a6>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    711e:	4d70      	ldr	r5, [pc, #448]	; (72e0 <Cap_Update_Check+0x30c>)
    7120:	436a      	muls	r2, r5
    7122:	0b95      	lsrs	r5, r2, #14
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    7124:	b2a8      	uxth	r0, r5
    7126:	4b6f      	ldr	r3, [pc, #444]	; (72e4 <Cap_Update_Check+0x310>)
    7128:	4798      	blx	r3
						if(capacity_volt<3200)
    712a:	4b77      	ldr	r3, [pc, #476]	; (7308 <Cap_Update_Check+0x334>)
    712c:	429d      	cmp	r5, r3
    712e:	d812      	bhi.n	7156 <Cap_Update_Check+0x182>
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-5))&&(g_sys_cap.val.re_cap_rate>5))
    7130:	4b6d      	ldr	r3, [pc, #436]	; (72e8 <Cap_Update_Check+0x314>)
    7132:	7c9b      	ldrb	r3, [r3, #18]
    7134:	3b05      	subs	r3, #5
    7136:	4298      	cmp	r0, r3
    7138:	d21f      	bcs.n	717a <Cap_Update_Check+0x1a6>
    713a:	4b6b      	ldr	r3, [pc, #428]	; (72e8 <Cap_Update_Check+0x314>)
    713c:	7c9b      	ldrb	r3, [r3, #18]
    713e:	b2db      	uxtb	r3, r3
    7140:	2b05      	cmp	r3, #5
    7142:	d91a      	bls.n	717a <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    7144:	4a61      	ldr	r2, [pc, #388]	; (72cc <Cap_Update_Check+0x2f8>)
    7146:	7851      	ldrb	r1, [r2, #1]
    7148:	2302      	movs	r3, #2
    714a:	430b      	orrs	r3, r1
    714c:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =5;
    714e:	2205      	movs	r2, #5
    7150:	4b68      	ldr	r3, [pc, #416]	; (72f4 <Cap_Update_Check+0x320>)
    7152:	701a      	strb	r2, [r3, #0]
    7154:	e011      	b.n	717a <Cap_Update_Check+0x1a6>
							}
						}
						else
						{
							if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    7156:	4b64      	ldr	r3, [pc, #400]	; (72e8 <Cap_Update_Check+0x314>)
    7158:	7c9b      	ldrb	r3, [r3, #18]
    715a:	3b0f      	subs	r3, #15
    715c:	4298      	cmp	r0, r3
    715e:	d20c      	bcs.n	717a <Cap_Update_Check+0x1a6>
    7160:	4b61      	ldr	r3, [pc, #388]	; (72e8 <Cap_Update_Check+0x314>)
    7162:	7c9b      	ldrb	r3, [r3, #18]
    7164:	b2db      	uxtb	r3, r3
    7166:	2b0f      	cmp	r3, #15
    7168:	d907      	bls.n	717a <Cap_Update_Check+0x1a6>
							{
								sys_flags.val.re_cap_update_flag = true;
    716a:	4a58      	ldr	r2, [pc, #352]	; (72cc <Cap_Update_Check+0x2f8>)
    716c:	7851      	ldrb	r1, [r2, #1]
    716e:	2302      	movs	r3, #2
    7170:	430b      	orrs	r3, r1
    7172:	7053      	strb	r3, [r2, #1]
								stop_cap_update_val =15;
    7174:	220f      	movs	r2, #15
    7176:	4b5f      	ldr	r3, [pc, #380]	; (72f4 <Cap_Update_Check+0x320>)
    7178:	701a      	strb	r2, [r3, #0]
							}
						}
					}
				}
				dch_delay =0;
    717a:	2200      	movs	r2, #0
    717c:	4b60      	ldr	r3, [pc, #384]	; (7300 <Cap_Update_Check+0x32c>)
    717e:	701a      	strb	r2, [r3, #0]
    7180:	e002      	b.n	7188 <Cap_Update_Check+0x1b4>
			}
		}
		else
		{
			dch_delay =0;
    7182:	2200      	movs	r2, #0
    7184:	4b5e      	ldr	r3, [pc, #376]	; (7300 <Cap_Update_Check+0x32c>)
    7186:	701a      	strb	r2, [r3, #0]
		}
		
		
		if((nADC_CURRENT >CUR_CHG_01C)&&(nADC_CURRENT<CUR_CHG_02C))
    7188:	3cb7      	subs	r4, #183	; 0xb7
    718a:	b2a4      	uxth	r4, r4
    718c:	239f      	movs	r3, #159	; 0x9f
    718e:	00db      	lsls	r3, r3, #3
    7190:	429c      	cmp	r4, r3
    7192:	d838      	bhi.n	7206 <Cap_Update_Check+0x232>
		{
			if(chg_delay ==0)
    7194:	4b5d      	ldr	r3, [pc, #372]	; (730c <Cap_Update_Check+0x338>)
    7196:	781b      	ldrb	r3, [r3, #0]
    7198:	2b00      	cmp	r3, #0
    719a:	d107      	bne.n	71ac <Cap_Update_Check+0x1d8>
			{
				vbat_10s_last_val = Total_VBAT;
    719c:	4b4e      	ldr	r3, [pc, #312]	; (72d8 <Cap_Update_Check+0x304>)
    719e:	881a      	ldrh	r2, [r3, #0]
    71a0:	4b58      	ldr	r3, [pc, #352]	; (7304 <Cap_Update_Check+0x330>)
    71a2:	801a      	strh	r2, [r3, #0]
			}
			chg_delay++;
    71a4:	2201      	movs	r2, #1
    71a6:	4b59      	ldr	r3, [pc, #356]	; (730c <Cap_Update_Check+0x338>)
    71a8:	701a      	strb	r2, [r3, #0]
    71aa:	e02f      	b.n	720c <Cap_Update_Check+0x238>
    71ac:	3301      	adds	r3, #1
    71ae:	b2db      	uxtb	r3, r3
    71b0:	4a56      	ldr	r2, [pc, #344]	; (730c <Cap_Update_Check+0x338>)
    71b2:	7013      	strb	r3, [r2, #0]
			if(chg_delay >CAP_10S_DELAY)
    71b4:	2b28      	cmp	r3, #40	; 0x28
    71b6:	d929      	bls.n	720c <Cap_Update_Check+0x238>
			{
				if(vbat_10s_last_val< Total_VBAT)
    71b8:	4b52      	ldr	r3, [pc, #328]	; (7304 <Cap_Update_Check+0x330>)
    71ba:	881b      	ldrh	r3, [r3, #0]
    71bc:	4a46      	ldr	r2, [pc, #280]	; (72d8 <Cap_Update_Check+0x304>)
    71be:	8812      	ldrh	r2, [r2, #0]
    71c0:	4293      	cmp	r3, r2
    71c2:	d21c      	bcs.n	71fe <Cap_Update_Check+0x22a>
				{
					vbat_sub = Total_VBAT - vbat_10s_last_val;
					if(vbat_sub<VBAT_SOC_UPDATE)
    71c4:	1ad3      	subs	r3, r2, r3
    71c6:	b29b      	uxth	r3, r3
    71c8:	21f4      	movs	r1, #244	; 0xf4
    71ca:	31ff      	adds	r1, #255	; 0xff
    71cc:	428b      	cmp	r3, r1
    71ce:	d816      	bhi.n	71fe <Cap_Update_Check+0x22a>
					{
						//电压查表
						capacity_volt = (uint32_t)Total_VBAT*5000/16384;
						new_cap_rate2 = VbatToSoc((uint16_t)capacity_volt);
    71d0:	4843      	ldr	r0, [pc, #268]	; (72e0 <Cap_Update_Check+0x30c>)
    71d2:	4350      	muls	r0, r2
    71d4:	0b80      	lsrs	r0, r0, #14
    71d6:	4b43      	ldr	r3, [pc, #268]	; (72e4 <Cap_Update_Check+0x310>)
    71d8:	4798      	blx	r3
						if((new_cap_rate2 <(g_sys_cap.val.re_cap_rate-15))&&(g_sys_cap.val.re_cap_rate>15))
    71da:	4b43      	ldr	r3, [pc, #268]	; (72e8 <Cap_Update_Check+0x314>)
    71dc:	7c9b      	ldrb	r3, [r3, #18]
    71de:	3b0f      	subs	r3, #15
    71e0:	4298      	cmp	r0, r3
    71e2:	d20c      	bcs.n	71fe <Cap_Update_Check+0x22a>
    71e4:	4b40      	ldr	r3, [pc, #256]	; (72e8 <Cap_Update_Check+0x314>)
    71e6:	7c9b      	ldrb	r3, [r3, #18]
    71e8:	b2db      	uxtb	r3, r3
    71ea:	2b0f      	cmp	r3, #15
    71ec:	d907      	bls.n	71fe <Cap_Update_Check+0x22a>
						{
							sys_flags.val.re_cap_update_flag = true;
    71ee:	4a37      	ldr	r2, [pc, #220]	; (72cc <Cap_Update_Check+0x2f8>)
    71f0:	7851      	ldrb	r1, [r2, #1]
    71f2:	2302      	movs	r3, #2
    71f4:	430b      	orrs	r3, r1
    71f6:	7053      	strb	r3, [r2, #1]
							stop_cap_update_val =15;
    71f8:	220f      	movs	r2, #15
    71fa:	4b3e      	ldr	r3, [pc, #248]	; (72f4 <Cap_Update_Check+0x320>)
    71fc:	701a      	strb	r2, [r3, #0]
						}
					}
				}
				chg_delay =0;
    71fe:	2200      	movs	r2, #0
    7200:	4b42      	ldr	r3, [pc, #264]	; (730c <Cap_Update_Check+0x338>)
    7202:	701a      	strb	r2, [r3, #0]
    7204:	e002      	b.n	720c <Cap_Update_Check+0x238>
			}
		}
		else
		{
			chg_delay =0;
    7206:	2200      	movs	r2, #0
    7208:	4b40      	ldr	r3, [pc, #256]	; (730c <Cap_Update_Check+0x338>)
    720a:	701a      	strb	r2, [r3, #0]
		}
	}
	
	//假如出现电压补偿,那么进行补偿
	//最短1分钟一次电压补偿,补偿值是电量差/4，但是不低于1%
	if(sys_flags.val.re_cap_update_flag == true)
    720c:	4b2f      	ldr	r3, [pc, #188]	; (72cc <Cap_Update_Check+0x2f8>)
    720e:	785b      	ldrb	r3, [r3, #1]
    7210:	079b      	lsls	r3, r3, #30
    7212:	d558      	bpl.n	72c6 <Cap_Update_Check+0x2f2>
	{
		//电压查表
		capacity_volt = (uint32_t)Total_VBAT*5000/16384;
    7214:	4b30      	ldr	r3, [pc, #192]	; (72d8 <Cap_Update_Check+0x304>)
		new_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7216:	8818      	ldrh	r0, [r3, #0]
    7218:	4b31      	ldr	r3, [pc, #196]	; (72e0 <Cap_Update_Check+0x30c>)
    721a:	4358      	muls	r0, r3
    721c:	0b80      	lsrs	r0, r0, #14
    721e:	4b31      	ldr	r3, [pc, #196]	; (72e4 <Cap_Update_Check+0x310>)
    7220:	4798      	blx	r3
    7222:	0002      	movs	r2, r0

		sys_flags.val.cap_update_end_flag = 1; //如果不清0,说明容量补偿完毕
    7224:	4929      	ldr	r1, [pc, #164]	; (72cc <Cap_Update_Check+0x2f8>)
    7226:	784c      	ldrb	r4, [r1, #1]
    7228:	2310      	movs	r3, #16
    722a:	4323      	orrs	r3, r4
    722c:	704b      	strb	r3, [r1, #1]

		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
    722e:	4b2e      	ldr	r3, [pc, #184]	; (72e8 <Cap_Update_Check+0x314>)
    7230:	7c9b      	ldrb	r3, [r3, #18]
    7232:	4930      	ldr	r1, [pc, #192]	; (72f4 <Cap_Update_Check+0x320>)
    7234:	7809      	ldrb	r1, [r1, #0]
    7236:	1ac3      	subs	r3, r0, r3
    7238:	428b      	cmp	r3, r1
    723a:	dd1a      	ble.n	7272 <Cap_Update_Check+0x29e>
    723c:	4b2a      	ldr	r3, [pc, #168]	; (72e8 <Cap_Update_Check+0x314>)
    723e:	7c9b      	ldrb	r3, [r3, #18]
    7240:	b2db      	uxtb	r3, r3
    7242:	4298      	cmp	r0, r3
    7244:	d915      	bls.n	7272 <Cap_Update_Check+0x29e>
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
    7246:	4b28      	ldr	r3, [pc, #160]	; (72e8 <Cap_Update_Check+0x314>)
    7248:	7c9b      	ldrb	r3, [r3, #18]
    724a:	1ac3      	subs	r3, r0, r3
			deta_cap_rate>>=2;
    724c:	089b      	lsrs	r3, r3, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    724e:	d005      	beq.n	725c <Cap_Update_Check+0x288>
		if((new_cap_rate -g_sys_cap.val.re_cap_rate>stop_cap_update_val)&&(new_cap_rate >g_sys_cap.val.re_cap_rate))
		{
			//差值除以4作为每次更新的容量值
			deta_cap_rate = new_cap_rate - g_sys_cap.val.re_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    7250:	4d1e      	ldr	r5, [pc, #120]	; (72cc <Cap_Update_Check+0x2f8>)
    7252:	786c      	ldrb	r4, [r5, #1]
    7254:	2610      	movs	r6, #16
    7256:	43b4      	bics	r4, r6
    7258:	706c      	strb	r4, [r5, #1]
    725a:	e000      	b.n	725e <Cap_Update_Check+0x28a>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    725c:	2301      	movs	r3, #1
				sys_flags.val.cap_update_end_flag = 1;//低于4%的误差,即便是在补偿,认为补偿完了,可以做满电容量计算了
			}
			g_sys_cap.val.re_cap_rate_sum -= deta_cap_rate;//放电容量校准,容量回升,池子减少
    725e:	4d22      	ldr	r5, [pc, #136]	; (72e8 <Cap_Update_Check+0x314>)
    7260:	7dec      	ldrb	r4, [r5, #23]
    7262:	b2db      	uxtb	r3, r3
    7264:	1ae4      	subs	r4, r4, r3
    7266:	b264      	sxtb	r4, r4
    7268:	75ec      	strb	r4, [r5, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val+deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate + deta_cap_rate;//修正soc值20161010zzysoc3
    726a:	7cac      	ldrb	r4, [r5, #18]
    726c:	18e3      	adds	r3, r4, r3
    726e:	b2db      	uxtb	r3, r3
    7270:	74ab      	strb	r3, [r5, #18]
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
    7272:	4b1d      	ldr	r3, [pc, #116]	; (72e8 <Cap_Update_Check+0x314>)
    7274:	7c9b      	ldrb	r3, [r3, #18]
    7276:	1a1b      	subs	r3, r3, r0
    7278:	4299      	cmp	r1, r3
    727a:	da1f      	bge.n	72bc <Cap_Update_Check+0x2e8>
    727c:	4b1a      	ldr	r3, [pc, #104]	; (72e8 <Cap_Update_Check+0x314>)
    727e:	7c9b      	ldrb	r3, [r3, #18]
    7280:	b2db      	uxtb	r3, r3
    7282:	429a      	cmp	r2, r3
    7284:	d21a      	bcs.n	72bc <Cap_Update_Check+0x2e8>
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
    7286:	4b18      	ldr	r3, [pc, #96]	; (72e8 <Cap_Update_Check+0x314>)
    7288:	7c9b      	ldrb	r3, [r3, #18]
    728a:	1a18      	subs	r0, r3, r0
			deta_cap_rate>>=2;
    728c:	0880      	lsrs	r0, r0, #2
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
    728e:	d005      	beq.n	729c <Cap_Update_Check+0x2c8>
		}
		if((g_sys_cap.val.re_cap_rate -new_cap_rate>stop_cap_update_val)&&(g_sys_cap.val.re_cap_rate >new_cap_rate))
		{
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
    7290:	4a0e      	ldr	r2, [pc, #56]	; (72cc <Cap_Update_Check+0x2f8>)
    7292:	7853      	ldrb	r3, [r2, #1]
    7294:	2110      	movs	r1, #16
    7296:	438b      	bics	r3, r1
    7298:	7053      	strb	r3, [r2, #1]
    729a:	e005      	b.n	72a8 <Cap_Update_Check+0x2d4>
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
				sys_flags.val.cap_update_end_flag = 1;
    729c:	4a0b      	ldr	r2, [pc, #44]	; (72cc <Cap_Update_Check+0x2f8>)
    729e:	7851      	ldrb	r1, [r2, #1]
    72a0:	2310      	movs	r3, #16
    72a2:	430b      	orrs	r3, r1
    72a4:	7053      	strb	r3, [r2, #1]
			deta_cap_rate = g_sys_cap.val.re_cap_rate -new_cap_rate;
			deta_cap_rate>>=2;
			sys_flags.val.cap_update_end_flag = 0;
			if(deta_cap_rate ==0)
			{
				deta_cap_rate =1;
    72a6:	2001      	movs	r0, #1
				sys_flags.val.cap_update_end_flag = 1;
			}
			g_sys_cap.val.re_cap_rate_sum += deta_cap_rate;//放电容量校准,容量下降,池子增加
    72a8:	4a0f      	ldr	r2, [pc, #60]	; (72e8 <Cap_Update_Check+0x314>)
    72aa:	7dd3      	ldrb	r3, [r2, #23]
    72ac:	b2c0      	uxtb	r0, r0
    72ae:	181b      	adds	r3, r3, r0
    72b0:	b25b      	sxtb	r3, r3
    72b2:	75d3      	strb	r3, [r2, #23]
			//deta_cap_rate = g_sys_cap.val.full_cap*deta_cap_rate/100;
			//g_sys_cap.val.cap_val = g_sys_cap.val.cap_val-deta_cap_rate;
			g_sys_cap.val.re_cap_rate = g_sys_cap.val.re_cap_rate-deta_cap_rate;//修正soc值20161010zzysoc3
    72b4:	7c93      	ldrb	r3, [r2, #18]
    72b6:	1a18      	subs	r0, r3, r0
    72b8:	b2c0      	uxtb	r0, r0
    72ba:	7490      	strb	r0, [r2, #18]
		}
		sys_flags.val.re_cap_update_flag = false;
    72bc:	4a03      	ldr	r2, [pc, #12]	; (72cc <Cap_Update_Check+0x2f8>)
    72be:	7853      	ldrb	r3, [r2, #1]
    72c0:	2102      	movs	r1, #2
    72c2:	438b      	bics	r3, r1
    72c4:	7053      	strb	r3, [r2, #1]
	}
}
    72c6:	bd70      	pop	{r4, r5, r6, pc}
    72c8:	20000faa 	.word	0x20000faa
    72cc:	20000fac 	.word	0x20000fac
    72d0:	2000025a 	.word	0x2000025a
    72d4:	2000024c 	.word	0x2000024c
    72d8:	20000f40 	.word	0x20000f40
    72dc:	20000250 	.word	0x20000250
    72e0:	00001388 	.word	0x00001388
    72e4:	00006f85 	.word	0x00006f85
    72e8:	20000f48 	.word	0x20000f48
    72ec:	20000e2e 	.word	0x20000e2e
    72f0:	0000a089 	.word	0x0000a089
    72f4:	20000249 	.word	0x20000249
    72f8:	20000e84 	.word	0x20000e84
    72fc:	000005af 	.word	0x000005af
    7300:	2000024e 	.word	0x2000024e
    7304:	20000258 	.word	0x20000258
    7308:	00000c7f 	.word	0x00000c7f
    730c:	20000247 	.word	0x20000247

00007310 <FullCap_Update>:
OUTPUT			: None
NOTICE			: 跟在电压补偿之后,根据cap_update_end_flag的状态进行判断是否进入更新
DATE			: 2016/06/24
*****************************************************************************/
void FullCap_Update(void)
{
    7310:	b510      	push	{r4, lr}
	uint32_t full_cap_temp;
	//假如允许最大容量更新,那么更新最大容量
	if(nADC_CURRENT <CUR_DCH_01C) //182 = 1A
    7312:	4b52      	ldr	r3, [pc, #328]	; (745c <FullCap_Update+0x14c>)
    7314:	2200      	movs	r2, #0
    7316:	5e9b      	ldrsh	r3, [r3, r2]
    7318:	001a      	movs	r2, r3
    731a:	32b6      	adds	r2, #182	; 0xb6
    731c:	da3b      	bge.n	7396 <FullCap_Update+0x86>
	{
		if((nADC_TMONI_BAT_MAX <40)&&(nADC_TMONI_BAT_MIN >10))
    731e:	4b50      	ldr	r3, [pc, #320]	; (7460 <FullCap_Update+0x150>)
    7320:	781b      	ldrb	r3, [r3, #0]
    7322:	b25b      	sxtb	r3, r3
    7324:	2b27      	cmp	r3, #39	; 0x27
    7326:	dc27      	bgt.n	7378 <FullCap_Update+0x68>
    7328:	4b4e      	ldr	r3, [pc, #312]	; (7464 <FullCap_Update+0x154>)
    732a:	781b      	ldrb	r3, [r3, #0]
    732c:	b25b      	sxtb	r3, r3
    732e:	2b0a      	cmp	r3, #10
    7330:	dd22      	ble.n	7378 <FullCap_Update+0x68>
		{
			temp_soc_err_cnt =0;
    7332:	2200      	movs	r2, #0
    7334:	4b4c      	ldr	r3, [pc, #304]	; (7468 <FullCap_Update+0x158>)
    7336:	701a      	strb	r2, [r3, #0]
			if(sys_flags.val.cap_update_end_flag == 1)
    7338:	4b4c      	ldr	r3, [pc, #304]	; (746c <FullCap_Update+0x15c>)
    733a:	785b      	ldrb	r3, [r3, #1]
    733c:	06db      	lsls	r3, r3, #27
    733e:	d400      	bmi.n	7342 <FullCap_Update+0x32>
    7340:	e08a      	b.n	7458 <FullCap_Update+0x148>
			{
				
				if(soc_fcc_save ==0)
    7342:	4b4b      	ldr	r3, [pc, #300]	; (7470 <FullCap_Update+0x160>)
    7344:	781b      	ldrb	r3, [r3, #0]
    7346:	2b00      	cmp	r3, #0
    7348:	d10e      	bne.n	7368 <FullCap_Update+0x58>
				{
					soc_fcc_save = 1;
    734a:	3201      	adds	r2, #1
    734c:	4b48      	ldr	r3, [pc, #288]	; (7470 <FullCap_Update+0x160>)
    734e:	701a      	strb	r2, [r3, #0]
					soc_fcc_reload = 0;
    7350:	2300      	movs	r3, #0
    7352:	4a48      	ldr	r2, [pc, #288]	; (7474 <FullCap_Update+0x164>)
    7354:	7013      	strb	r3, [r2, #0]
					fullcap_reload_delay =0;
    7356:	4a48      	ldr	r2, [pc, #288]	; (7478 <FullCap_Update+0x168>)
    7358:	7013      	strb	r3, [r2, #0]
					g_sys_cap.val.cap_val2 = g_sys_cap.val.cap_val;
    735a:	4b48      	ldr	r3, [pc, #288]	; (747c <FullCap_Update+0x16c>)
    735c:	685a      	ldr	r2, [r3, #4]
    735e:	609a      	str	r2, [r3, #8]
					g_sys_cap.val.re_cap_rate2 = g_sys_cap.val.re_cap_rate;
    7360:	7c9a      	ldrb	r2, [r3, #18]
    7362:	b2d2      	uxtb	r2, r2
    7364:	74da      	strb	r2, [r3, #19]
    7366:	e077      	b.n	7458 <FullCap_Update+0x148>
				}
				else
				{
					if(soc_fcc_reload  == 1)
    7368:	4b42      	ldr	r3, [pc, #264]	; (7474 <FullCap_Update+0x164>)
    736a:	781b      	ldrb	r3, [r3, #0]
    736c:	2b01      	cmp	r3, #1
    736e:	d173      	bne.n	7458 <FullCap_Update+0x148>
					{
						soc_fcc_save = 0;
    7370:	2200      	movs	r2, #0
    7372:	4b3f      	ldr	r3, [pc, #252]	; (7470 <FullCap_Update+0x160>)
    7374:	701a      	strb	r2, [r3, #0]
    7376:	e06f      	b.n	7458 <FullCap_Update+0x148>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7378:	4b3b      	ldr	r3, [pc, #236]	; (7468 <FullCap_Update+0x158>)
    737a:	781b      	ldrb	r3, [r3, #0]
    737c:	3301      	adds	r3, #1
    737e:	b2db      	uxtb	r3, r3
			if(temp_soc_err_cnt >3)
    7380:	2b03      	cmp	r3, #3
    7382:	d802      	bhi.n	738a <FullCap_Update+0x7a>
				}
			}
		}
		else
		{
			temp_soc_err_cnt++;
    7384:	4a38      	ldr	r2, [pc, #224]	; (7468 <FullCap_Update+0x158>)
    7386:	7013      	strb	r3, [r2, #0]
    7388:	e066      	b.n	7458 <FullCap_Update+0x148>
			if(temp_soc_err_cnt >3)
			{
				temp_soc_err_cnt =0;
    738a:	2300      	movs	r3, #0
    738c:	4a36      	ldr	r2, [pc, #216]	; (7468 <FullCap_Update+0x158>)
    738e:	7013      	strb	r3, [r2, #0]
				soc_fcc_save = 0;
    7390:	4a37      	ldr	r2, [pc, #220]	; (7470 <FullCap_Update+0x160>)
    7392:	7013      	strb	r3, [r2, #0]
    7394:	e060      	b.n	7458 <FullCap_Update+0x148>
			}
		}
	}
	else
	{
		if(nADC_CURRENT < CUR_CHG_01C)
    7396:	2bb5      	cmp	r3, #181	; 0xb5
    7398:	dc59      	bgt.n	744e <FullCap_Update+0x13e>
		{
			if(soc_fcc_save == 1)
    739a:	4b35      	ldr	r3, [pc, #212]	; (7470 <FullCap_Update+0x160>)
    739c:	781b      	ldrb	r3, [r3, #0]
    739e:	2b01      	cmp	r3, #1
    73a0:	d15a      	bne.n	7458 <FullCap_Update+0x148>
			{
				soc_fcc_reload = 1;
    73a2:	2201      	movs	r2, #1
    73a4:	4b33      	ldr	r3, [pc, #204]	; (7474 <FullCap_Update+0x164>)
    73a6:	701a      	strb	r2, [r3, #0]
			}

			if((soc_fcc_save == 1)&&(sys_flags.val.cap_update_end_flag == 1))
    73a8:	4b30      	ldr	r3, [pc, #192]	; (746c <FullCap_Update+0x15c>)
    73aa:	785b      	ldrb	r3, [r3, #1]
    73ac:	06db      	lsls	r3, r3, #27
    73ae:	d553      	bpl.n	7458 <FullCap_Update+0x148>
			{
				full_cap_temp = g_sys_cap.val.full_cap >>3;
    73b0:	4932      	ldr	r1, [pc, #200]	; (747c <FullCap_Update+0x16c>)
    73b2:	880a      	ldrh	r2, [r1, #0]
				if((g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val) > full_cap_temp)
    73b4:	688b      	ldr	r3, [r1, #8]
    73b6:	6849      	ldr	r1, [r1, #4]
    73b8:	08d2      	lsrs	r2, r2, #3
    73ba:	1a5b      	subs	r3, r3, r1
    73bc:	429a      	cmp	r2, r3
    73be:	d237      	bcs.n	7430 <FullCap_Update+0x120>
				{
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    73c0:	2200      	movs	r2, #0
    73c2:	4b2b      	ldr	r3, [pc, #172]	; (7470 <FullCap_Update+0x160>)
    73c4:	701a      	strb	r2, [r3, #0]
					if(afe_flags.val.afe_uv_flag== 0) //如果没有发生欠压保护就按原数据进行，发生了就按发生前的数据//修正soc值20161009zzysoc2
    73c6:	4b2e      	ldr	r3, [pc, #184]	; (7480 <FullCap_Update+0x170>)
    73c8:	785b      	ldrb	r3, [r3, #1]
    73ca:	07db      	lsls	r3, r3, #31
    73cc:	d406      	bmi.n	73dc <FullCap_Update+0xcc>
					{
						uv_cap_val = g_sys_cap.val.cap_val;
    73ce:	4b2b      	ldr	r3, [pc, #172]	; (747c <FullCap_Update+0x16c>)
    73d0:	6859      	ldr	r1, [r3, #4]
    73d2:	4a2c      	ldr	r2, [pc, #176]	; (7484 <FullCap_Update+0x174>)
    73d4:	6011      	str	r1, [r2, #0]
						uv_re_cap_rate = g_sys_cap.val.re_cap_rate;
    73d6:	7c9a      	ldrb	r2, [r3, #18]
    73d8:	4b2b      	ldr	r3, [pc, #172]	; (7488 <FullCap_Update+0x178>)
    73da:	701a      	strb	r2, [r3, #0]
					}
					full_cap_temp = g_sys_cap.val.cap_val2 - uv_cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
    73dc:	4c27      	ldr	r4, [pc, #156]	; (747c <FullCap_Update+0x16c>)
    73de:	68a2      	ldr	r2, [r4, #8]
    73e0:	68e0      	ldr	r0, [r4, #12]
    73e2:	4b28      	ldr	r3, [pc, #160]	; (7484 <FullCap_Update+0x174>)
    73e4:	681b      	ldr	r3, [r3, #0]
    73e6:	1ad3      	subs	r3, r2, r3
    73e8:	1a1b      	subs	r3, r3, r0
					full_cap_temp = full_cap_temp*100;
    73ea:	2064      	movs	r0, #100	; 0x64
    73ec:	4358      	muls	r0, r3
					full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - uv_re_cap_rate);
    73ee:	7ce3      	ldrb	r3, [r4, #19]
    73f0:	4a25      	ldr	r2, [pc, #148]	; (7488 <FullCap_Update+0x178>)
    73f2:	7811      	ldrb	r1, [r2, #0]
    73f4:	1a59      	subs	r1, r3, r1
    73f6:	4b25      	ldr	r3, [pc, #148]	; (748c <FullCap_Update+0x17c>)
    73f8:	4798      	blx	r3
					//                    soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
					//                    full_cap_temp = g_sys_cap.val.cap_val2 - g_sys_cap.val.cap_val- g_sys_cap.val.cap_val3;//修正soc值20161010zzysoc4 增加cap_val3应为负值。
					//                    full_cap_temp = full_cap_temp*100;
					//                    full_cap_temp = full_cap_temp/(g_sys_cap.val.re_cap_rate2 - g_sys_cap.val.re_cap_rate);

					if(full_cap_temp > g_sys_cap.val.full_cap)
    73fa:	8823      	ldrh	r3, [r4, #0]
    73fc:	b29b      	uxth	r3, r3
    73fe:	4298      	cmp	r0, r3
    7400:	d90a      	bls.n	7418 <FullCap_Update+0x108>
					{
						if((full_cap_temp - g_sys_cap.val.full_cap) < BAT_CAP_3PS)
    7402:	8823      	ldrh	r3, [r4, #0]
    7404:	1ac3      	subs	r3, r0, r3
    7406:	4a22      	ldr	r2, [pc, #136]	; (7490 <FullCap_Update+0x180>)
    7408:	4293      	cmp	r3, r2
    740a:	d802      	bhi.n	7412 <FullCap_Update+0x102>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    740c:	b280      	uxth	r0, r0
    740e:	8020      	strh	r0, [r4, #0]
    7410:	e00e      	b.n	7430 <FullCap_Update+0x120>
							
							//EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    7412:	4b1a      	ldr	r3, [pc, #104]	; (747c <FullCap_Update+0x16c>)
    7414:	881b      	ldrh	r3, [r3, #0]
    7416:	e00b      	b.n	7430 <FullCap_Update+0x120>
							}
						}
					}
					else
					{
						if((g_sys_cap.val.full_cap - full_cap_temp) < BAT_CAP_3PS)
    7418:	4b18      	ldr	r3, [pc, #96]	; (747c <FullCap_Update+0x16c>)
    741a:	881b      	ldrh	r3, [r3, #0]
    741c:	1a1b      	subs	r3, r3, r0
    741e:	4a1c      	ldr	r2, [pc, #112]	; (7490 <FullCap_Update+0x180>)
    7420:	4293      	cmp	r3, r2
    7422:	d803      	bhi.n	742c <FullCap_Update+0x11c>
						{
							g_sys_cap.val.full_cap = full_cap_temp;
    7424:	b280      	uxth	r0, r0
    7426:	4b15      	ldr	r3, [pc, #84]	; (747c <FullCap_Update+0x16c>)
    7428:	8018      	strh	r0, [r3, #0]
    742a:	e001      	b.n	7430 <FullCap_Update+0x120>
							//EEPROM_Write_DATA(EEPROM_INDEX_FULL_CAP,g_sys_cap.val.full_cap,1);
						}
						else
						{
							if((full_cap_temp - g_sys_cap.val.full_cap) >BAT_CAP_30PS)
    742c:	4b13      	ldr	r3, [pc, #76]	; (747c <FullCap_Update+0x16c>)
    742e:	881b      	ldrh	r3, [r3, #0]
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    7430:	4b11      	ldr	r3, [pc, #68]	; (7478 <FullCap_Update+0x168>)
    7432:	781b      	ldrb	r3, [r3, #0]
    7434:	3301      	adds	r3, #1
    7436:	b2db      	uxtb	r3, r3
				if(fullcap_reload_delay >20)
    7438:	2b14      	cmp	r3, #20
    743a:	d802      	bhi.n	7442 <FullCap_Update+0x132>
								//                                sys_err_flags.val.fcc_update_err_flag =1;//XXY
							}
						}
					}
				}
				fullcap_reload_delay++;
    743c:	4a0e      	ldr	r2, [pc, #56]	; (7478 <FullCap_Update+0x168>)
    743e:	7013      	strb	r3, [r2, #0]
    7440:	e00a      	b.n	7458 <FullCap_Update+0x148>
				if(fullcap_reload_delay >20)
				{
					fullcap_reload_delay =0;
    7442:	2300      	movs	r3, #0
    7444:	4a0c      	ldr	r2, [pc, #48]	; (7478 <FullCap_Update+0x168>)
    7446:	7013      	strb	r3, [r2, #0]
					soc_fcc_save = 0;//不管成功与否,都需要重新开始记录
    7448:	4a09      	ldr	r2, [pc, #36]	; (7470 <FullCap_Update+0x160>)
    744a:	7013      	strb	r3, [r2, #0]
    744c:	e004      	b.n	7458 <FullCap_Update+0x148>

			}
		}
		else
		{
			soc_fcc_save = 0;
    744e:	2300      	movs	r3, #0
    7450:	4a07      	ldr	r2, [pc, #28]	; (7470 <FullCap_Update+0x160>)
    7452:	7013      	strb	r3, [r2, #0]
			soc_fcc_reload =0;
    7454:	4a07      	ldr	r2, [pc, #28]	; (7474 <FullCap_Update+0x164>)
    7456:	7013      	strb	r3, [r2, #0]
		}
	}
}
    7458:	bd10      	pop	{r4, pc}
    745a:	46c0      	nop			; (mov r8, r8)
    745c:	20000faa 	.word	0x20000faa
    7460:	20001114 	.word	0x20001114
    7464:	20000e84 	.word	0x20000e84
    7468:	20000257 	.word	0x20000257
    746c:	20000fac 	.word	0x20000fac
    7470:	20000246 	.word	0x20000246
    7474:	2000024a 	.word	0x2000024a
    7478:	20000252 	.word	0x20000252
    747c:	20000f48 	.word	0x20000f48
    7480:	2000111c 	.word	0x2000111c
    7484:	2000025c 	.word	0x2000025c
    7488:	20000256 	.word	0x20000256
    748c:	00009f75 	.word	0x00009f75
    7490:	000004af 	.word	0x000004af

00007494 <SOC_FLASH_Save>:
NOTICE			:
DATE			: 2016/06/24
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
    7494:	4a1c      	ldr	r2, [pc, #112]	; (7508 <SOC_FLASH_Save+0x74>)
    7496:	7c93      	ldrb	r3, [r2, #18]
    7498:	7d12      	ldrb	r2, [r2, #20]
    749a:	b2db      	uxtb	r3, r3
    749c:	4293      	cmp	r3, r2
    749e:	d915      	bls.n	74cc <SOC_FLASH_Save+0x38>
    74a0:	4a19      	ldr	r2, [pc, #100]	; (7508 <SOC_FLASH_Save+0x74>)
    74a2:	7c93      	ldrb	r3, [r2, #18]
    74a4:	7d12      	ldrb	r2, [r2, #20]
    74a6:	1a9b      	subs	r3, r3, r2
    74a8:	2b00      	cmp	r3, #0
    74aa:	dd0f      	ble.n	74cc <SOC_FLASH_Save+0x38>
	{
		cap_save_delay_cnt++;
    74ac:	4b17      	ldr	r3, [pc, #92]	; (750c <SOC_FLASH_Save+0x78>)
    74ae:	781b      	ldrb	r3, [r3, #0]
    74b0:	3301      	adds	r3, #1
    74b2:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    74b4:	2b0a      	cmp	r3, #10
    74b6:	d802      	bhi.n	74be <SOC_FLASH_Save+0x2a>
*****************************************************************************/
void SOC_FLASH_Save(void)
{
	if((g_sys_cap.val.re_cap_rate > g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate - g_sys_cap.val.re_cap_rate_old)>0))
	{
		cap_save_delay_cnt++;
    74b8:	4a14      	ldr	r2, [pc, #80]	; (750c <SOC_FLASH_Save+0x78>)
    74ba:	7013      	strb	r3, [r2, #0]
    74bc:	e006      	b.n	74cc <SOC_FLASH_Save+0x38>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    74be:	2200      	movs	r2, #0
    74c0:	4b12      	ldr	r3, [pc, #72]	; (750c <SOC_FLASH_Save+0x78>)
    74c2:	701a      	strb	r2, [r3, #0]

			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    74c4:	4a10      	ldr	r2, [pc, #64]	; (7508 <SOC_FLASH_Save+0x74>)
    74c6:	7c93      	ldrb	r3, [r2, #18]
    74c8:	b2db      	uxtb	r3, r3
    74ca:	7513      	strb	r3, [r2, #20]
			//EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
    74cc:	4a0e      	ldr	r2, [pc, #56]	; (7508 <SOC_FLASH_Save+0x74>)
    74ce:	7c93      	ldrb	r3, [r2, #18]
    74d0:	7d12      	ldrb	r2, [r2, #20]
    74d2:	b2db      	uxtb	r3, r3
    74d4:	4293      	cmp	r3, r2
    74d6:	d215      	bcs.n	7504 <SOC_FLASH_Save+0x70>
    74d8:	4a0b      	ldr	r2, [pc, #44]	; (7508 <SOC_FLASH_Save+0x74>)
    74da:	7d13      	ldrb	r3, [r2, #20]
    74dc:	7c92      	ldrb	r2, [r2, #18]
    74de:	1a9b      	subs	r3, r3, r2
    74e0:	2b00      	cmp	r3, #0
    74e2:	dd0f      	ble.n	7504 <SOC_FLASH_Save+0x70>
	{
		cap_save_delay_cnt ++;
    74e4:	4b09      	ldr	r3, [pc, #36]	; (750c <SOC_FLASH_Save+0x78>)
    74e6:	781b      	ldrb	r3, [r3, #0]
    74e8:	3301      	adds	r3, #1
    74ea:	b2db      	uxtb	r3, r3
		if(cap_save_delay_cnt >10)
    74ec:	2b0a      	cmp	r3, #10
    74ee:	d802      	bhi.n	74f6 <SOC_FLASH_Save+0x62>
			//EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
	if((g_sys_cap.val.re_cap_rate < g_sys_cap.val.re_cap_rate_old)&&((g_sys_cap.val.re_cap_rate_old - g_sys_cap.val.re_cap_rate)>0))
	{
		cap_save_delay_cnt ++;
    74f0:	4a06      	ldr	r2, [pc, #24]	; (750c <SOC_FLASH_Save+0x78>)
    74f2:	7013      	strb	r3, [r2, #0]
    74f4:	e006      	b.n	7504 <SOC_FLASH_Save+0x70>
		if(cap_save_delay_cnt >10)
		{
			cap_save_delay_cnt =0;
    74f6:	2200      	movs	r2, #0
    74f8:	4b04      	ldr	r3, [pc, #16]	; (750c <SOC_FLASH_Save+0x78>)
    74fa:	701a      	strb	r2, [r3, #0]
			g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    74fc:	4a02      	ldr	r2, [pc, #8]	; (7508 <SOC_FLASH_Save+0x74>)
    74fe:	7c93      	ldrb	r3, [r2, #18]
    7500:	b2db      	uxtb	r3, r3
    7502:	7513      	strb	r3, [r2, #20]
			//EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL,g_sys_cap.val.re_cap_rate,0);
		}
	}
}
    7504:	4770      	bx	lr
    7506:	46c0      	nop			; (mov r8, r8)
    7508:	20000f48 	.word	0x20000f48
    750c:	2000024f 	.word	0x2000024f

00007510 <BatCycleProc>:
NOTICE			: 循环次数分为3类,常规循环:累计超过7%的放电容量,记录1次.
NOTICE          : 深度放电:电压低于3V|连续放电超过50%,记录一次.深度充电:电压高于4.1V|连续充电超过50%记录一次.
DATE			: 2016/06/27
*****************************************************************************/
void BatCycleProc(void)
{
    7510:	b500      	push	{lr}
	uint8_t soc_rate;
	//常规循环
	if((nADC_CURRENT <CURRENT_DCH_05A)&&(g_sys_cap.val.cycle_record_flag ==0))
    7512:	4b89      	ldr	r3, [pc, #548]	; (7738 <BatCycleProc+0x228>)
    7514:	2200      	movs	r2, #0
    7516:	5e9b      	ldrsh	r3, [r3, r2]
    7518:	335b      	adds	r3, #91	; 0x5b
    751a:	da30      	bge.n	757e <BatCycleProc+0x6e>
    751c:	4b87      	ldr	r3, [pc, #540]	; (773c <BatCycleProc+0x22c>)
    751e:	7e1b      	ldrb	r3, [r3, #24]
    7520:	2b00      	cmp	r3, #0
    7522:	d12c      	bne.n	757e <BatCycleProc+0x6e>
	{
		if(g_sys_cap.val.re_cap_rate_record <g_sys_cap.val.re_cap_rate)
    7524:	4a85      	ldr	r2, [pc, #532]	; (773c <BatCycleProc+0x22c>)
    7526:	7d93      	ldrb	r3, [r2, #22]
    7528:	7c92      	ldrb	r2, [r2, #18]
    752a:	b2db      	uxtb	r3, r3
    752c:	4293      	cmp	r3, r2
    752e:	d204      	bcs.n	753a <BatCycleProc+0x2a>
		{
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    7530:	4a82      	ldr	r2, [pc, #520]	; (773c <BatCycleProc+0x22c>)
    7532:	7c93      	ldrb	r3, [r2, #18]
    7534:	b2db      	uxtb	r3, r3
    7536:	7593      	strb	r3, [r2, #22]
    7538:	e0f6      	b.n	7728 <BatCycleProc+0x218>
		}
		else
		{
			//在放电状态,进行上次放电容量 - 当前放电容量 ,大于等于1%自然会存入
			soc_rate =g_sys_cap.val.re_cap_rate_record - g_sys_cap.val.re_cap_rate;
    753a:	4980      	ldr	r1, [pc, #512]	; (773c <BatCycleProc+0x22c>)
    753c:	7d88      	ldrb	r0, [r1, #22]
    753e:	7c8b      	ldrb	r3, [r1, #18]
			g_sys_cap.val.re_cap_rate_sum += soc_rate;
    7540:	7dca      	ldrb	r2, [r1, #23]
    7542:	b252      	sxtb	r2, r2
    7544:	1ad3      	subs	r3, r2, r3
    7546:	18c3      	adds	r3, r0, r3
    7548:	b25b      	sxtb	r3, r3
    754a:	75cb      	strb	r3, [r1, #23]
			g_sys_cap.val.re_cap_rate_record = g_sys_cap.val.re_cap_rate;
    754c:	7c8b      	ldrb	r3, [r1, #18]
    754e:	b2db      	uxtb	r3, r3
    7550:	758b      	strb	r3, [r1, #22]
			//一般来说,电压校准不会超过这个值,如果超过了7%误差值,只能当做是一次放电.除非电压补偿超过了14%
			//如果为负,那么需要等到转正了才能减少--电压补偿原因
			if(g_sys_cap.val.re_cap_rate_sum >6)
    7552:	7dcb      	ldrb	r3, [r1, #23]
    7554:	b25b      	sxtb	r3, r3
    7556:	2b06      	cmp	r3, #6
    7558:	dc00      	bgt.n	755c <BatCycleProc+0x4c>
    755a:	e0e5      	b.n	7728 <BatCycleProc+0x218>
			{
				if(g_sys_cap.val.re_cap_rate_sum >100)//数据异常,不应该记录,软件防死
    755c:	7dcb      	ldrb	r3, [r1, #23]
    755e:	b25b      	sxtb	r3, r3
    7560:	2b64      	cmp	r3, #100	; 0x64
    7562:	dd01      	ble.n	7568 <BatCycleProc+0x58>
				{
					g_sys_cap.val.re_cap_rate_sum =0;
    7564:	2200      	movs	r2, #0
    7566:	75ca      	strb	r2, [r1, #23]
				}
				//                soc_rate= g_sys_cap.val.re_cap_rate_sum/7;
				g_sys_cap.val.bat_cycle_cnt+= 1;
    7568:	4b74      	ldr	r3, [pc, #464]	; (773c <BatCycleProc+0x22c>)
    756a:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
    756c:	3201      	adds	r2, #1
    756e:	b292      	uxth	r2, r2
    7570:	849a      	strh	r2, [r3, #36]	; 0x24
				g_sys_cap.val.re_cap_rate_sum =0;//除了上电不进行清0
    7572:	2200      	movs	r2, #0
    7574:	75da      	strb	r2, [r3, #23]
				//EEPROM_Write_DATA(EEPROM_INDEX_CYCLE,g_sys_cap.val.bat_cycle_cnt,1);
				g_sys_cap.val.cycle_record_flag = g_sys_cap.val.re_cap_rate;//记录一次以后,不再记录,等待下次记录时机，为0也不担心
    7576:	7c9a      	ldrb	r2, [r3, #18]
    7578:	b2d2      	uxtb	r2, r2
    757a:	761a      	strb	r2, [r3, #24]
    757c:	e0d4      	b.n	7728 <BatCycleProc+0x218>
			}
		}
	}
	else
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
    757e:	2200      	movs	r2, #0
    7580:	4b6e      	ldr	r3, [pc, #440]	; (773c <BatCycleProc+0x22c>)
    7582:	759a      	strb	r2, [r3, #22]
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7584:	4b6c      	ldr	r3, [pc, #432]	; (7738 <BatCycleProc+0x228>)
    7586:	2200      	movs	r2, #0
    7588:	5e9b      	ldrsh	r3, [r3, r2]
    758a:	2bb6      	cmp	r3, #182	; 0xb6
    758c:	dc00      	bgt.n	7590 <BatCycleProc+0x80>
    758e:	e0c8      	b.n	7722 <BatCycleProc+0x212>
	{
		if(g_sys_cap.val.cycle_record_flag >0)
    7590:	4a6a      	ldr	r2, [pc, #424]	; (773c <BatCycleProc+0x22c>)
    7592:	7e12      	ldrb	r2, [r2, #24]
    7594:	2a00      	cmp	r2, #0
    7596:	d100      	bne.n	759a <BatCycleProc+0x8a>
    7598:	e0bb      	b.n	7712 <BatCycleProc+0x202>
		{
			//在记录循环次数以后,累计充电时间超过10分钟,清除记录标志,方法2.
			chg_record_cnt++;
    759a:	4969      	ldr	r1, [pc, #420]	; (7740 <BatCycleProc+0x230>)
    759c:	880a      	ldrh	r2, [r1, #0]
    759e:	3201      	adds	r2, #1
    75a0:	b292      	uxth	r2, r2
    75a2:	800a      	strh	r2, [r1, #0]
			if(chg_record_cnt >2400)  //240 = 1min
    75a4:	2196      	movs	r1, #150	; 0x96
    75a6:	0109      	lsls	r1, r1, #4
    75a8:	428a      	cmp	r2, r1
    75aa:	d800      	bhi.n	75ae <BatCycleProc+0x9e>
    75ac:	e0b1      	b.n	7712 <BatCycleProc+0x202>
			{
				g_sys_cap.val.cycle_record_flag =0;
    75ae:	2200      	movs	r2, #0
    75b0:	4962      	ldr	r1, [pc, #392]	; (773c <BatCycleProc+0x22c>)
    75b2:	760a      	strb	r2, [r1, #24]
				chg_record_cnt =0;
    75b4:	4962      	ldr	r1, [pc, #392]	; (7740 <BatCycleProc+0x230>)
    75b6:	800a      	strh	r2, [r1, #0]
    75b8:	e0ab      	b.n	7712 <BatCycleProc+0x202>
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
	{
		if(g_sys_cap.val.deep_cycle_rate_record <g_sys_cap.val.re_cap_rate)
    75ba:	4a60      	ldr	r2, [pc, #384]	; (773c <BatCycleProc+0x22c>)
    75bc:	7e53      	ldrb	r3, [r2, #25]
    75be:	7c92      	ldrb	r2, [r2, #18]
    75c0:	b2db      	uxtb	r3, r3
    75c2:	4293      	cmp	r3, r2
    75c4:	d203      	bcs.n	75ce <BatCycleProc+0xbe>
		{
			g_sys_cap.val.deep_cycle_rate_record = g_sys_cap.val.re_cap_rate;
    75c6:	4a5d      	ldr	r2, [pc, #372]	; (773c <BatCycleProc+0x22c>)
    75c8:	7c93      	ldrb	r3, [r2, #18]
    75ca:	b2db      	uxtb	r3, r3
    75cc:	7653      	strb	r3, [r2, #25]
		}
		soc_rate = g_sys_cap.val.deep_cycle_rate_record -g_sys_cap.val.re_cap_rate;
    75ce:	495b      	ldr	r1, [pc, #364]	; (773c <BatCycleProc+0x22c>)
    75d0:	7e4a      	ldrb	r2, [r1, #25]
    75d2:	7c88      	ldrb	r0, [r1, #18]
		g_sys_cap.val.deep_rate_sum += soc_rate;
    75d4:	7e8b      	ldrb	r3, [r1, #26]
    75d6:	189b      	adds	r3, r3, r2
    75d8:	1a1b      	subs	r3, r3, r0
    75da:	b2db      	uxtb	r3, r3
    75dc:	768b      	strb	r3, [r1, #26]
		if(g_sys_cap.val.deep_rate_sum >50)
    75de:	7e8b      	ldrb	r3, [r1, #26]
    75e0:	b2db      	uxtb	r3, r3
    75e2:	2b32      	cmp	r3, #50	; 0x32
    75e4:	d905      	bls.n	75f2 <BatCycleProc+0xe2>
		{
			g_sys_cap.val.deep_dch_cycle_cnt++;
    75e6:	8ccb      	ldrh	r3, [r1, #38]	; 0x26
    75e8:	3301      	adds	r3, #1
    75ea:	b29b      	uxth	r3, r3
    75ec:	84cb      	strh	r3, [r1, #38]	; 0x26
			g_sys_cap.val.deep_rate_sum =0;//20160815  AID 增加清0
    75ee:	2300      	movs	r3, #0
    75f0:	768b      	strb	r3, [r1, #26]
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
		}
	}
	if(nADC_CELL_MIN <VCELL_DEEP_DCH)
    75f2:	4b54      	ldr	r3, [pc, #336]	; (7744 <BatCycleProc+0x234>)
    75f4:	881b      	ldrh	r3, [r3, #0]
    75f6:	4a54      	ldr	r2, [pc, #336]	; (7748 <BatCycleProc+0x238>)
    75f8:	4293      	cmp	r3, r2
    75fa:	d81b      	bhi.n	7634 <BatCycleProc+0x124>
	{
		if(g_sys_cap.val.deep_dch_volt_delay <200)
    75fc:	4b4f      	ldr	r3, [pc, #316]	; (773c <BatCycleProc+0x22c>)
    75fe:	7edb      	ldrb	r3, [r3, #27]
    7600:	b2db      	uxtb	r3, r3
    7602:	2bc7      	cmp	r3, #199	; 0xc7
    7604:	d804      	bhi.n	7610 <BatCycleProc+0x100>
		{
			g_sys_cap.val.deep_dch_volt_delay++;
    7606:	4a4d      	ldr	r2, [pc, #308]	; (773c <BatCycleProc+0x22c>)
    7608:	7ed3      	ldrb	r3, [r2, #27]
    760a:	3301      	adds	r3, #1
    760c:	b2db      	uxtb	r3, r3
    760e:	76d3      	strb	r3, [r2, #27]
		}
		if(g_sys_cap.val.deep_dch_volt_delay>50)
    7610:	4b4a      	ldr	r3, [pc, #296]	; (773c <BatCycleProc+0x22c>)
    7612:	7edb      	ldrb	r3, [r3, #27]
    7614:	b2db      	uxtb	r3, r3
    7616:	2b32      	cmp	r3, #50	; 0x32
    7618:	d91b      	bls.n	7652 <BatCycleProc+0x142>
		{
			if(g_sys_cap.val.deep_dch_volt_delay <100)
    761a:	4b48      	ldr	r3, [pc, #288]	; (773c <BatCycleProc+0x22c>)
    761c:	7edb      	ldrb	r3, [r3, #27]
    761e:	b2db      	uxtb	r3, r3
    7620:	2b63      	cmp	r3, #99	; 0x63
    7622:	d816      	bhi.n	7652 <BatCycleProc+0x142>
			{
				g_sys_cap.val.deep_dch_volt_delay = 200;
    7624:	4a45      	ldr	r2, [pc, #276]	; (773c <BatCycleProc+0x22c>)
    7626:	23c8      	movs	r3, #200	; 0xc8
    7628:	76d3      	strb	r3, [r2, #27]
				g_sys_cap.val.deep_dch_cycle_cnt++;
    762a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
    762c:	3301      	adds	r3, #1
    762e:	b29b      	uxth	r3, r3
    7630:	84d3      	strh	r3, [r2, #38]	; 0x26
    7632:	e00e      	b.n	7652 <BatCycleProc+0x142>
			}
		}
	}
	else
	{
		if(nADC_CELL_MIN >VCELL_DEEP_DCH_CLEAR)
    7634:	4a45      	ldr	r2, [pc, #276]	; (774c <BatCycleProc+0x23c>)
    7636:	4293      	cmp	r3, r2
    7638:	d903      	bls.n	7642 <BatCycleProc+0x132>
		{
			g_sys_cap.val.deep_dch_volt_delay =0;
    763a:	2200      	movs	r2, #0
    763c:	4b3f      	ldr	r3, [pc, #252]	; (773c <BatCycleProc+0x22c>)
    763e:	76da      	strb	r2, [r3, #27]
    7640:	e007      	b.n	7652 <BatCycleProc+0x142>
		}
		else
		{
			if(g_sys_cap.val.deep_dch_volt_delay<200)
    7642:	4b3e      	ldr	r3, [pc, #248]	; (773c <BatCycleProc+0x22c>)
    7644:	7edb      	ldrb	r3, [r3, #27]
    7646:	b2db      	uxtb	r3, r3
    7648:	2bc7      	cmp	r3, #199	; 0xc7
    764a:	d802      	bhi.n	7652 <BatCycleProc+0x142>
			{
				g_sys_cap.val.deep_dch_volt_delay =0;
    764c:	2200      	movs	r2, #0
    764e:	4b3b      	ldr	r3, [pc, #236]	; (773c <BatCycleProc+0x22c>)
    7650:	76da      	strb	r2, [r3, #27]
			}
		}
	}
	//深度充电
	if(nADC_CURRENT >CUR_CHG_01C)
    7652:	4b39      	ldr	r3, [pc, #228]	; (7738 <BatCycleProc+0x228>)
    7654:	2200      	movs	r2, #0
    7656:	5e9b      	ldrsh	r3, [r3, r2]
    7658:	2bb6      	cmp	r3, #182	; 0xb6
    765a:	dd1c      	ble.n	7696 <BatCycleProc+0x186>
	{
		if(g_sys_cap.val.deep_cycle_chg_record >g_sys_cap.val.re_cap_rate)
    765c:	4a37      	ldr	r2, [pc, #220]	; (773c <BatCycleProc+0x22c>)
    765e:	7f13      	ldrb	r3, [r2, #28]
    7660:	7c92      	ldrb	r2, [r2, #18]
    7662:	b2db      	uxtb	r3, r3
    7664:	4293      	cmp	r3, r2
    7666:	d903      	bls.n	7670 <BatCycleProc+0x160>
		{
			g_sys_cap.val.deep_cycle_chg_record = g_sys_cap.val.re_cap_rate;
    7668:	4a34      	ldr	r2, [pc, #208]	; (773c <BatCycleProc+0x22c>)
    766a:	7c93      	ldrb	r3, [r2, #18]
    766c:	b2db      	uxtb	r3, r3
    766e:	7713      	strb	r3, [r2, #28]
		}
		soc_rate = g_sys_cap.val.re_cap_rate -g_sys_cap.val.deep_cycle_chg_record;
    7670:	4932      	ldr	r1, [pc, #200]	; (773c <BatCycleProc+0x22c>)
    7672:	7c8a      	ldrb	r2, [r1, #18]
    7674:	7f08      	ldrb	r0, [r1, #28]
		g_sys_cap.val.deep_rate_chgsum += soc_rate;
    7676:	7f4b      	ldrb	r3, [r1, #29]
    7678:	189b      	adds	r3, r3, r2
    767a:	1a1b      	subs	r3, r3, r0
    767c:	b2db      	uxtb	r3, r3
    767e:	774b      	strb	r3, [r1, #29]
		if(g_sys_cap.val.deep_rate_chgsum >50)
    7680:	7f4b      	ldrb	r3, [r1, #29]
    7682:	b2db      	uxtb	r3, r3
    7684:	2b32      	cmp	r3, #50	; 0x32
    7686:	d90e      	bls.n	76a6 <BatCycleProc+0x196>
		{
			g_sys_cap.val.deep_chg_cycle_cnt++;
    7688:	8d0b      	ldrh	r3, [r1, #40]	; 0x28
    768a:	3301      	adds	r3, #1
    768c:	b29b      	uxth	r3, r3
    768e:	850b      	strh	r3, [r1, #40]	; 0x28
			g_sys_cap.val.deep_rate_chgsum =0;//20160815  AID 增加清0
    7690:	2300      	movs	r3, #0
    7692:	774b      	strb	r3, [r1, #29]
    7694:	e007      	b.n	76a6 <BatCycleProc+0x196>
			//EEPROM_Write_DATA(EEPROM_INDEX_DEEP_CHG_CYCLE,g_sys_cap.val.deep_chg_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_chg_record =100;
    7696:	2164      	movs	r1, #100	; 0x64
    7698:	4a28      	ldr	r2, [pc, #160]	; (773c <BatCycleProc+0x22c>)
    769a:	7711      	strb	r1, [r2, #28]
		if(nADC_CURRENT <CURRENT_DCH_05A)
    769c:	335b      	adds	r3, #91	; 0x5b
    769e:	da02      	bge.n	76a6 <BatCycleProc+0x196>
		{
			g_sys_cap.val.deep_rate_chgsum =0;
    76a0:	2200      	movs	r2, #0
    76a2:	4b26      	ldr	r3, [pc, #152]	; (773c <BatCycleProc+0x22c>)
    76a4:	775a      	strb	r2, [r3, #29]
		}
	}
	
	if(nADC_CELL_MAX >VCELL_DEEP_HIGH_CHG)
    76a6:	4b2a      	ldr	r3, [pc, #168]	; (7750 <BatCycleProc+0x240>)
    76a8:	881b      	ldrh	r3, [r3, #0]
    76aa:	4a2a      	ldr	r2, [pc, #168]	; (7754 <BatCycleProc+0x244>)
    76ac:	4293      	cmp	r3, r2
    76ae:	d91b      	bls.n	76e8 <BatCycleProc+0x1d8>
	{
		if(g_sys_cap.val.deep_chg_volt_delay <200)
    76b0:	4b22      	ldr	r3, [pc, #136]	; (773c <BatCycleProc+0x22c>)
    76b2:	7f9b      	ldrb	r3, [r3, #30]
    76b4:	b2db      	uxtb	r3, r3
    76b6:	2bc7      	cmp	r3, #199	; 0xc7
    76b8:	d804      	bhi.n	76c4 <BatCycleProc+0x1b4>
		{
			g_sys_cap.val.deep_chg_volt_delay++;
    76ba:	4a20      	ldr	r2, [pc, #128]	; (773c <BatCycleProc+0x22c>)
    76bc:	7f93      	ldrb	r3, [r2, #30]
    76be:	3301      	adds	r3, #1
    76c0:	b2db      	uxtb	r3, r3
    76c2:	7793      	strb	r3, [r2, #30]
		}
		if(g_sys_cap.val.deep_chg_volt_delay>50)
    76c4:	4b1d      	ldr	r3, [pc, #116]	; (773c <BatCycleProc+0x22c>)
    76c6:	7f9b      	ldrb	r3, [r3, #30]
    76c8:	b2db      	uxtb	r3, r3
    76ca:	2b32      	cmp	r3, #50	; 0x32
    76cc:	d933      	bls.n	7736 <BatCycleProc+0x226>
		{
			if(g_sys_cap.val.deep_chg_volt_delay <100)
    76ce:	4b1b      	ldr	r3, [pc, #108]	; (773c <BatCycleProc+0x22c>)
    76d0:	7f9b      	ldrb	r3, [r3, #30]
    76d2:	b2db      	uxtb	r3, r3
    76d4:	2b63      	cmp	r3, #99	; 0x63
    76d6:	d82e      	bhi.n	7736 <BatCycleProc+0x226>
			{
				g_sys_cap.val.deep_chg_volt_delay = 200;
    76d8:	4a18      	ldr	r2, [pc, #96]	; (773c <BatCycleProc+0x22c>)
    76da:	23c8      	movs	r3, #200	; 0xc8
    76dc:	7793      	strb	r3, [r2, #30]
				g_sys_cap.val.deep_chg_cycle_cnt++;
    76de:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    76e0:	3301      	adds	r3, #1
    76e2:	b29b      	uxth	r3, r3
    76e4:	8513      	strh	r3, [r2, #40]	; 0x28
    76e6:	e026      	b.n	7736 <BatCycleProc+0x226>
			}
		}
	}
	else
	{
		if(nADC_CELL_MAX <VCELL_DEEP_CHG_CLEAR)
    76e8:	4a1b      	ldr	r2, [pc, #108]	; (7758 <BatCycleProc+0x248>)
    76ea:	4293      	cmp	r3, r2
    76ec:	d803      	bhi.n	76f6 <BatCycleProc+0x1e6>
		{
			g_sys_cap.val.deep_chg_volt_delay =0;
    76ee:	2200      	movs	r2, #0
    76f0:	4b12      	ldr	r3, [pc, #72]	; (773c <BatCycleProc+0x22c>)
    76f2:	779a      	strb	r2, [r3, #30]
    76f4:	e01f      	b.n	7736 <BatCycleProc+0x226>
		}
		else
		{
			if(g_sys_cap.val.deep_chg_volt_delay<200)
    76f6:	4b11      	ldr	r3, [pc, #68]	; (773c <BatCycleProc+0x22c>)
    76f8:	7f9b      	ldrb	r3, [r3, #30]
    76fa:	b2db      	uxtb	r3, r3
    76fc:	2bc7      	cmp	r3, #199	; 0xc7
    76fe:	d81a      	bhi.n	7736 <BatCycleProc+0x226>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
    7700:	2200      	movs	r2, #0
    7702:	4b0e      	ldr	r3, [pc, #56]	; (773c <BatCycleProc+0x22c>)
    7704:	779a      	strb	r2, [r3, #30]
			}
		}
	}
    7706:	e016      	b.n	7736 <BatCycleProc+0x226>
			//EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    7708:	4b0c      	ldr	r3, [pc, #48]	; (773c <BatCycleProc+0x22c>)
    770a:	2200      	movs	r2, #0
    770c:	765a      	strb	r2, [r3, #25]
		if(nADC_CURRENT >CUR_CHG_01C)
		{
			g_sys_cap.val.deep_rate_sum =0;
    770e:	769a      	strb	r2, [r3, #26]
    7710:	e76f      	b.n	75f2 <BatCycleProc+0xe2>
			}
		}
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7712:	335b      	adds	r3, #91	; 0x5b
    7714:	da00      	bge.n	7718 <BatCycleProc+0x208>
    7716:	e750      	b.n	75ba <BatCycleProc+0xaa>
    7718:	e7f6      	b.n	7708 <BatCycleProc+0x1f8>
			//EEPROM_Write_DATA(EEPROM_INDEX_DEEP_DCH_CYCLE,g_sys_cap.val.deep_dch_cycle_cnt,1);
		}
	}
	else
	{
		g_sys_cap.val.deep_cycle_rate_record =0;
    771a:	2200      	movs	r2, #0
    771c:	4b07      	ldr	r3, [pc, #28]	; (773c <BatCycleProc+0x22c>)
    771e:	765a      	strb	r2, [r3, #25]
    7720:	e767      	b.n	75f2 <BatCycleProc+0xe2>
			}
		}
	}
	
	//深度放电
	if(nADC_CURRENT <CURRENT_DCH_05A)
    7722:	335b      	adds	r3, #91	; 0x5b
    7724:	daf9      	bge.n	771a <BatCycleProc+0x20a>
    7726:	e748      	b.n	75ba <BatCycleProc+0xaa>
	{
		g_sys_cap.val.re_cap_rate_record =0;//不在放电归0,保证放电可以正常记录
	}
	
	
	if(nADC_CURRENT >CUR_CHG_01C)
    7728:	4b03      	ldr	r3, [pc, #12]	; (7738 <BatCycleProc+0x228>)
    772a:	2200      	movs	r2, #0
    772c:	5e9b      	ldrsh	r3, [r3, r2]
    772e:	2bb6      	cmp	r3, #182	; 0xb6
    7730:	dd00      	ble.n	7734 <BatCycleProc+0x224>
    7732:	e72d      	b.n	7590 <BatCycleProc+0x80>
    7734:	e741      	b.n	75ba <BatCycleProc+0xaa>
			{
				g_sys_cap.val.deep_chg_volt_delay =0;
			}
		}
	}
    7736:	bd00      	pop	{pc}
    7738:	20000faa 	.word	0x20000faa
    773c:	20000f48 	.word	0x20000f48
    7740:	20000254 	.word	0x20000254
    7744:	20000f42 	.word	0x20000f42
    7748:	00002665 	.word	0x00002665
    774c:	00002cc9 	.word	0x00002cc9
    7750:	20000f7c 	.word	0x20000f7c
    7754:	00003479 	.word	0x00003479
    7758:	00002f5b 	.word	0x00002f5b

0000775c <NormalCapacityProc>:
OUTPUT			: None
NOTICE			: 未完成
DATE			: 2016/06/24
*****************************************************************************/
void NormalCapacityProc(void)
{
    775c:	b570      	push	{r4, r5, r6, lr}
	static bool  power_first_flag = false;

	uint32_t capacity_volt;
	uint32_t temp = 0;
	//开机输入容量值
	if(Total_VBAT > 6553)
    775e:	4b44      	ldr	r3, [pc, #272]	; (7870 <NormalCapacityProc+0x114>)
    7760:	881b      	ldrh	r3, [r3, #0]
    7762:	4a44      	ldr	r2, [pc, #272]	; (7874 <NormalCapacityProc+0x118>)
    7764:	4293      	cmp	r3, r2
    7766:	d925      	bls.n	77b4 <NormalCapacityProc+0x58>
	{
		if((power_first_flag == false) && (afe_flags.val.afe_uv_flag == 0))
    7768:	4a43      	ldr	r2, [pc, #268]	; (7878 <NormalCapacityProc+0x11c>)
    776a:	7812      	ldrb	r2, [r2, #0]
    776c:	2a00      	cmp	r2, #0
    776e:	d121      	bne.n	77b4 <NormalCapacityProc+0x58>
    7770:	4a42      	ldr	r2, [pc, #264]	; (787c <NormalCapacityProc+0x120>)
    7772:	7852      	ldrb	r2, [r2, #1]
    7774:	07d2      	lsls	r2, r2, #31
    7776:	d41d      	bmi.n	77b4 <NormalCapacityProc+0x58>
		{
			if(flash_flags.val.re_cap_update_flag == 0)
    7778:	4a41      	ldr	r2, [pc, #260]	; (7880 <NormalCapacityProc+0x124>)
    777a:	7812      	ldrb	r2, [r2, #0]
    777c:	07d2      	lsls	r2, r2, #31
    777e:	d40c      	bmi.n	779a <NormalCapacityProc+0x3e>
			{
				// 6553 = 2.0V   8519 = 2.6V  13762 = 4.2V  SUB = 73400/100 = 52
				//电压查表
				capacity_volt = (uint32_t)Total_VBAT * 5000 / 16384;
				g_sys_cap.val.re_cap_rate = VbatToSoc((uint16_t)capacity_volt);
    7780:	4840      	ldr	r0, [pc, #256]	; (7884 <NormalCapacityProc+0x128>)
    7782:	4358      	muls	r0, r3
    7784:	0b80      	lsrs	r0, r0, #14
    7786:	4b40      	ldr	r3, [pc, #256]	; (7888 <NormalCapacityProc+0x12c>)
    7788:	4798      	blx	r3
    778a:	4b40      	ldr	r3, [pc, #256]	; (788c <NormalCapacityProc+0x130>)
    778c:	7498      	strb	r0, [r3, #18]

				//EEPROM_Write_DATA(EEPROM_INDEX_CAP_VAL, g_sys_cap.val.re_cap_rate, 0);
				g_sys_cap.val.re_cap_rate_old = g_sys_cap.val.re_cap_rate;
    778e:	7c9a      	ldrb	r2, [r3, #18]
    7790:	b2d2      	uxtb	r2, r2
    7792:	751a      	strb	r2, [r3, #20]
				g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;   //修正soc值20161010zzysoc3
    7794:	7c9a      	ldrb	r2, [r3, #18]
    7796:	b2d2      	uxtb	r2, r2
    7798:	755a      	strb	r2, [r3, #21]
			}
			temp = g_sys_cap.val.re_cap_rate;
    779a:	4c3c      	ldr	r4, [pc, #240]	; (788c <NormalCapacityProc+0x130>)
    779c:	7ca0      	ldrb	r0, [r4, #18]
			temp = temp * g_sys_cap.val.full_cap / 100;
    779e:	8823      	ldrh	r3, [r4, #0]
    77a0:	4358      	muls	r0, r3
			//	        	temp = ~temp;  // 取反
			//	        	temp+=1;

			g_sys_cap.val.cap_val = temp;
    77a2:	2164      	movs	r1, #100	; 0x64
    77a4:	4b3a      	ldr	r3, [pc, #232]	; (7890 <NormalCapacityProc+0x134>)
    77a6:	4798      	blx	r3
    77a8:	6060      	str	r0, [r4, #4]
			g_sys_cap.val.cap_val3 = 0 ;        //修正soc值20161010zzysoc4
    77aa:	2300      	movs	r3, #0
    77ac:	60e3      	str	r3, [r4, #12]
			power_first_flag = true;
    77ae:	2201      	movs	r2, #1
    77b0:	4b31      	ldr	r3, [pc, #196]	; (7878 <NormalCapacityProc+0x11c>)
    77b2:	701a      	strb	r2, [r3, #0]
		}
	}

	Cap_Update_Check();//检测是否需要容量补偿容量更新
    77b4:	4b37      	ldr	r3, [pc, #220]	; (7894 <NormalCapacityProc+0x138>)
    77b6:	4798      	blx	r3

	FullCap_Update();//判断是否需要满电更新
    77b8:	4b37      	ldr	r3, [pc, #220]	; (7898 <NormalCapacityProc+0x13c>)
    77ba:	4798      	blx	r3

	// 计算剩余容量
	if(Total_VBAT > 6553)
    77bc:	4b2c      	ldr	r3, [pc, #176]	; (7870 <NormalCapacityProc+0x114>)
    77be:	881a      	ldrh	r2, [r3, #0]
    77c0:	4b2c      	ldr	r3, [pc, #176]	; (7874 <NormalCapacityProc+0x118>)
    77c2:	429a      	cmp	r2, r3
    77c4:	d93c      	bls.n	7840 <NormalCapacityProc+0xe4>
	{
		if(g_sys_cap.val.cap_val > g_sys_cap.val.full_cap)
    77c6:	4b31      	ldr	r3, [pc, #196]	; (788c <NormalCapacityProc+0x130>)
    77c8:	685a      	ldr	r2, [r3, #4]
    77ca:	881b      	ldrh	r3, [r3, #0]
    77cc:	b29b      	uxth	r3, r3
    77ce:	429a      	cmp	r2, r3
    77d0:	dd03      	ble.n	77da <NormalCapacityProc+0x7e>
		{
			g_sys_cap.val.cap_val = g_sys_cap.val.full_cap;
    77d2:	4a2e      	ldr	r2, [pc, #184]	; (788c <NormalCapacityProc+0x130>)
    77d4:	8813      	ldrh	r3, [r2, #0]
    77d6:	b29b      	uxth	r3, r3
    77d8:	6053      	str	r3, [r2, #4]
		}
		if(afe_flags.val.afe_uv_flag == true)
    77da:	4b28      	ldr	r3, [pc, #160]	; (787c <NormalCapacityProc+0x120>)
    77dc:	785b      	ldrb	r3, [r3, #1]
    77de:	07db      	lsls	r3, r3, #31
    77e0:	d50b      	bpl.n	77fa <NormalCapacityProc+0x9e>
		{
			//修正soc值20161009zzysoc2
			uv_cap_val = g_sys_cap.val.cap_val ;
    77e2:	4b2a      	ldr	r3, [pc, #168]	; (788c <NormalCapacityProc+0x130>)
    77e4:	6859      	ldr	r1, [r3, #4]
    77e6:	4a2d      	ldr	r2, [pc, #180]	; (789c <NormalCapacityProc+0x140>)
    77e8:	6011      	str	r1, [r2, #0]
			g_sys_cap.val.cap_val = 0;//修正soc值20161009zzysoc2原有，其他为添加项
    77ea:	2200      	movs	r2, #0
    77ec:	605a      	str	r2, [r3, #4]
			g_sys_cap.val.re_cap_rate_old2 = g_sys_cap.val.re_cap_rate;//欠压清零//修正soc值20161010zzysoc3
    77ee:	7c9a      	ldrb	r2, [r3, #18]
    77f0:	b2d2      	uxtb	r2, r2
    77f2:	755a      	strb	r2, [r3, #21]
			uv_re_cap_rate = g_sys_cap.val.re_cap_rate ;
    77f4:	7c9a      	ldrb	r2, [r3, #18]
    77f6:	4b2a      	ldr	r3, [pc, #168]	; (78a0 <NormalCapacityProc+0x144>)
    77f8:	701a      	strb	r2, [r3, #0]
			//   temp =  uv_cap_val  ;
			//   temp *= 100;
			//   temp = (UCHAR)(temp/ g_sys_cap.val.full_cap);
			//    uv_re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
		}
		temp = g_sys_cap.val.cap_val;
    77fa:	4d24      	ldr	r5, [pc, #144]	; (788c <NormalCapacityProc+0x130>)
    77fc:	6868      	ldr	r0, [r5, #4]
		temp *= 100;
		temp   = (uint8_t)(temp / g_sys_cap.val.full_cap);
    77fe:	8829      	ldrh	r1, [r5, #0]
    7800:	b289      	uxth	r1, r1
		g_sys_cap.val.re_cap_rate  = g_sys_cap.val.re_cap_rate + temp - g_sys_cap.val.re_cap_rate_old2;
    7802:	7cac      	ldrb	r4, [r5, #18]
    7804:	b2e4      	uxtb	r4, r4
    7806:	2364      	movs	r3, #100	; 0x64
    7808:	4358      	muls	r0, r3
    780a:	4b21      	ldr	r3, [pc, #132]	; (7890 <NormalCapacityProc+0x134>)
    780c:	4798      	blx	r3
    780e:	b2c0      	uxtb	r0, r0
    7810:	7d6b      	ldrb	r3, [r5, #21]
    7812:	1ae4      	subs	r4, r4, r3
    7814:	1904      	adds	r4, r0, r4
    7816:	b2e4      	uxtb	r4, r4
    7818:	74ac      	strb	r4, [r5, #18]
		g_sys_cap.val.re_cap_rate_old2 = temp;                              //修正soc值20161010zzysoc3
    781a:	7568      	strb	r0, [r5, #21]
		if( (g_sys_cap.val.re_cap_rate > 200) || (g_sys_cap.val.cap_val == 0 ) ) //防止负值溢出
    781c:	7cab      	ldrb	r3, [r5, #18]
    781e:	b2db      	uxtb	r3, r3
    7820:	2bc8      	cmp	r3, #200	; 0xc8
    7822:	d802      	bhi.n	782a <NormalCapacityProc+0xce>
    7824:	686b      	ldr	r3, [r5, #4]
    7826:	2b00      	cmp	r3, #0
    7828:	d102      	bne.n	7830 <NormalCapacityProc+0xd4>
		{
			g_sys_cap.val.re_cap_rate = 0;
    782a:	2200      	movs	r2, #0
    782c:	4b17      	ldr	r3, [pc, #92]	; (788c <NormalCapacityProc+0x130>)
    782e:	749a      	strb	r2, [r3, #18]
		}
		if( g_sys_cap.val.re_cap_rate > 100 )//防止超出100
    7830:	4b16      	ldr	r3, [pc, #88]	; (788c <NormalCapacityProc+0x130>)
    7832:	7c9b      	ldrb	r3, [r3, #18]
    7834:	b2db      	uxtb	r3, r3
    7836:	2b64      	cmp	r3, #100	; 0x64
    7838:	d902      	bls.n	7840 <NormalCapacityProc+0xe4>
		{
			g_sys_cap.val.re_cap_rate = 100;
    783a:	2264      	movs	r2, #100	; 0x64
    783c:	4b13      	ldr	r3, [pc, #76]	; (788c <NormalCapacityProc+0x130>)
    783e:	749a      	strb	r2, [r3, #18]
		}
	}

	//清除循环次数标记方法1
	if(g_sys_cap.val.cycle_record_flag != 0)
    7840:	4b12      	ldr	r3, [pc, #72]	; (788c <NormalCapacityProc+0x130>)
    7842:	7e1b      	ldrb	r3, [r3, #24]
    7844:	2b00      	cmp	r3, #0
    7846:	d00e      	beq.n	7866 <NormalCapacityProc+0x10a>
	{
		if((g_sys_cap.val.cycle_record_flag < g_sys_cap.val.re_cap_rate) && ((g_sys_cap.val.re_cap_rate -  g_sys_cap.val.cycle_record_flag) > 7))
    7848:	4a10      	ldr	r2, [pc, #64]	; (788c <NormalCapacityProc+0x130>)
    784a:	7e13      	ldrb	r3, [r2, #24]
    784c:	7c92      	ldrb	r2, [r2, #18]
    784e:	b2db      	uxtb	r3, r3
    7850:	4293      	cmp	r3, r2
    7852:	d208      	bcs.n	7866 <NormalCapacityProc+0x10a>
    7854:	4a0d      	ldr	r2, [pc, #52]	; (788c <NormalCapacityProc+0x130>)
    7856:	7c93      	ldrb	r3, [r2, #18]
    7858:	7e12      	ldrb	r2, [r2, #24]
    785a:	1a9b      	subs	r3, r3, r2
    785c:	2b07      	cmp	r3, #7
    785e:	dd02      	ble.n	7866 <NormalCapacityProc+0x10a>
		{
			g_sys_cap.val.cycle_record_flag = 0;
    7860:	2200      	movs	r2, #0
    7862:	4b0a      	ldr	r3, [pc, #40]	; (788c <NormalCapacityProc+0x130>)
    7864:	761a      	strb	r2, [r3, #24]
		}
	}

	SOC_FLASH_Save();
    7866:	4b0f      	ldr	r3, [pc, #60]	; (78a4 <NormalCapacityProc+0x148>)
    7868:	4798      	blx	r3
	BatCycleProc();
    786a:	4b0f      	ldr	r3, [pc, #60]	; (78a8 <NormalCapacityProc+0x14c>)
    786c:	4798      	blx	r3
}
    786e:	bd70      	pop	{r4, r5, r6, pc}
    7870:	20000f40 	.word	0x20000f40
    7874:	00001999 	.word	0x00001999
    7878:	20000248 	.word	0x20000248
    787c:	2000111c 	.word	0x2000111c
    7880:	20001118 	.word	0x20001118
    7884:	00001388 	.word	0x00001388
    7888:	00006f85 	.word	0x00006f85
    788c:	20000f48 	.word	0x20000f48
    7890:	00009f75 	.word	0x00009f75
    7894:	00006fd5 	.word	0x00006fd5
    7898:	00007311 	.word	0x00007311
    789c:	2000025c 	.word	0x2000025c
    78a0:	20000256 	.word	0x20000256
    78a4:	00007495 	.word	0x00007495
    78a8:	00007511 	.word	0x00007511

000078ac <ADIRQ2_Extint_Callback>:
static void Configure_Extint_ADIRQ2(void);
static void Configure_Extint_Callbacks_ADIRQ2(void);

void ADIRQ2_Extint_Callback(void)
{
	sys_flags.val.afe_adirq2_flag =1;
    78ac:	4a02      	ldr	r2, [pc, #8]	; (78b8 <ADIRQ2_Extint_Callback+0xc>)
    78ae:	7851      	ldrb	r1, [r2, #1]
    78b0:	2301      	movs	r3, #1
    78b2:	430b      	orrs	r3, r1
    78b4:	7053      	strb	r3, [r2, #1]
}
    78b6:	4770      	bx	lr
    78b8:	20000fac 	.word	0x20000fac

000078bc <SPI_Write_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Write_Buff(uint8_t *buff,uint16_t length)
{
    78bc:	b510      	push	{r4, lr}
    78be:	000a      	movs	r2, r1
	spi_write_buffer_wait(&spi_master_instance, buff, length);
    78c0:	0001      	movs	r1, r0
    78c2:	4802      	ldr	r0, [pc, #8]	; (78cc <SPI_Write_Buff+0x10>)
    78c4:	4b02      	ldr	r3, [pc, #8]	; (78d0 <SPI_Write_Buff+0x14>)
    78c6:	4798      	blx	r3
}
    78c8:	bd10      	pop	{r4, pc}
    78ca:	46c0      	nop			; (mov r8, r8)
    78cc:	20000e30 	.word	0x20000e30
    78d0:	000094ed 	.word	0x000094ed

000078d4 <SPI_Read_Buff>:
  * @param  uint8_t *buff,uint16_t length
  * @retval None
  */

void SPI_Read_Buff(uint8_t *buff,uint16_t length)
{
    78d4:	b510      	push	{r4, lr}
    78d6:	000a      	movs	r2, r1
	spi_read_buffer_wait(&spi_master_instance, buff, length,0x00);
    78d8:	2300      	movs	r3, #0
    78da:	0001      	movs	r1, r0
    78dc:	4801      	ldr	r0, [pc, #4]	; (78e4 <SPI_Read_Buff+0x10>)
    78de:	4c02      	ldr	r4, [pc, #8]	; (78e8 <SPI_Read_Buff+0x14>)
    78e0:	47a0      	blx	r4
}
    78e2:	bd10      	pop	{r4, pc}
    78e4:	20000e30 	.word	0x20000e30
    78e8:	00009301 	.word	0x00009301

000078ec <SPI_Slave_Low>:
  * @param  None
  * @retval None
  */

void SPI_Slave_Low(void)
{
    78ec:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, true);
    78ee:	2201      	movs	r2, #1
    78f0:	4902      	ldr	r1, [pc, #8]	; (78fc <SPI_Slave_Low+0x10>)
    78f2:	4803      	ldr	r0, [pc, #12]	; (7900 <SPI_Slave_Low+0x14>)
    78f4:	4b03      	ldr	r3, [pc, #12]	; (7904 <SPI_Slave_Low+0x18>)
    78f6:	4798      	blx	r3
}
    78f8:	bd10      	pop	{r4, pc}
    78fa:	46c0      	nop			; (mov r8, r8)
    78fc:	20000e3c 	.word	0x20000e3c
    7900:	20000e30 	.word	0x20000e30
    7904:	000093f9 	.word	0x000093f9

00007908 <Configure_Spi_Master>:
  * @param  None
  * @retval None
  */

void Configure_Spi_Master(void)
{
    7908:	b5f0      	push	{r4, r5, r6, r7, lr}
    790a:	4647      	mov	r7, r8
    790c:	b480      	push	{r7}
    790e:	b092      	sub	sp, #72	; 0x48
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    7910:	4c45      	ldr	r4, [pc, #276]	; (7a28 <Configure_Spi_Master+0x120>)
    7912:	2311      	movs	r3, #17
    7914:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    7916:	2300      	movs	r3, #0
    7918:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    791a:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    791c:	2201      	movs	r2, #1
    791e:	4669      	mov	r1, sp
    7920:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    7922:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    7924:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    7926:	2011      	movs	r0, #17
    7928:	4b40      	ldr	r3, [pc, #256]	; (7a2c <Configure_Spi_Master+0x124>)
    792a:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    792c:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    792e:	09da      	lsrs	r2, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    7930:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    7932:	2a00      	cmp	r2, #0
    7934:	d105      	bne.n	7942 <Configure_Spi_Master+0x3a>
		return &(ports[port_index]->Group[group_index]);
    7936:	0959      	lsrs	r1, r3, #5
    7938:	01c9      	lsls	r1, r1, #7
    793a:	2282      	movs	r2, #130	; 0x82
    793c:	05d2      	lsls	r2, r2, #23
    793e:	4694      	mov	ip, r2
    7940:	4461      	add	r1, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    7942:	221f      	movs	r2, #31
    7944:	4013      	ands	r3, r2
    7946:	3a1e      	subs	r2, #30
    7948:	0010      	movs	r0, r2
    794a:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    794c:	6188      	str	r0, [r1, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    794e:	ac04      	add	r4, sp, #16
    7950:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    7952:	2300      	movs	r3, #0
    7954:	9305      	str	r3, [sp, #20]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    7956:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    7958:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    795a:	74a2      	strb	r2, [r4, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    795c:	74e2      	strb	r2, [r4, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    795e:	7523      	strb	r3, [r4, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    7960:	3223      	adds	r2, #35	; 0x23
    7962:	54a3      	strb	r3, [r4, r2]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    7964:	3a18      	subs	r2, #24
    7966:	2100      	movs	r1, #0
    7968:	a80a      	add	r0, sp, #40	; 0x28
    796a:	4b31      	ldr	r3, [pc, #196]	; (7a30 <Configure_Spi_Master+0x128>)
    796c:	4798      	blx	r3

	/* Master config defaults */
	config->mode_specific.master.baudrate = 100000;
    796e:	4b31      	ldr	r3, [pc, #196]	; (7a34 <Configure_Spi_Master+0x12c>)
    7970:	61a3      	str	r3, [r4, #24]
	spi_slave_inst_get_config_defaults(&slave_dev_config);
	slave_dev_config.ss_pin = CONF_MASTER_SS_PIN;
	spi_attach_slave(&slave, &slave_dev_config);
	
	spi_get_config_defaults(&config_spi_master);
	config_spi_master.transfer_mode = SPI_TRANSFER_MODE_1;
    7972:	2380      	movs	r3, #128	; 0x80
    7974:	055b      	lsls	r3, r3, #21
    7976:	60a3      	str	r3, [r4, #8]
	config_spi_master.mux_setting = CONF_MASTER_MUX_SETTING;
    7978:	2380      	movs	r3, #128	; 0x80
    797a:	025b      	lsls	r3, r3, #9
    797c:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = CONF_MASTER_PINMUX_PAD0;
    797e:	4b2e      	ldr	r3, [pc, #184]	; (7a38 <Configure_Spi_Master+0x130>)
    7980:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = CONF_MASTER_PINMUX_PAD1;
    7982:	2301      	movs	r3, #1
    7984:	425b      	negs	r3, r3
    7986:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = CONF_MASTER_PINMUX_PAD2;
    7988:	4b2c      	ldr	r3, [pc, #176]	; (7a3c <Configure_Spi_Master+0x134>)
    798a:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = CONF_MASTER_PINMUX_PAD3;
    798c:	4b2c      	ldr	r3, [pc, #176]	; (7a40 <Configure_Spi_Master+0x138>)
    798e:	6363      	str	r3, [r4, #52]	; 0x34
	
	spi_init(&spi_master_instance, CONF_MASTER_SPI_MODULE, &config_spi_master);
    7990:	4d2c      	ldr	r5, [pc, #176]	; (7a44 <Configure_Spi_Master+0x13c>)
    7992:	0022      	movs	r2, r4
    7994:	492c      	ldr	r1, [pc, #176]	; (7a48 <Configure_Spi_Master+0x140>)
    7996:	0028      	movs	r0, r5
    7998:	4b2c      	ldr	r3, [pc, #176]	; (7a4c <Configure_Spi_Master+0x144>)
    799a:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    799c:	682a      	ldr	r2, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    799e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    79a0:	2b00      	cmp	r3, #0
    79a2:	d1fc      	bne.n	799e <Configure_Spi_Master+0x96>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    79a4:	6811      	ldr	r1, [r2, #0]
    79a6:	3302      	adds	r3, #2
    79a8:	430b      	orrs	r3, r1
    79aa:	6013      	str	r3, [r2, #0]
	spi_enable(&spi_master_instance);
	SPI_Slave_Low();
    79ac:	4b28      	ldr	r3, [pc, #160]	; (7a50 <Configure_Spi_Master+0x148>)
    79ae:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    79b0:	ac03      	add	r4, sp, #12
    79b2:	2500      	movs	r5, #0
    79b4:	7025      	strb	r5, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
	config->powersave  = false;
    79b6:	70a5      	strb	r5, [r4, #2]
	
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);
	pin_conf.direction = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_NONE;
    79b8:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SDI_PIN, &pin_conf);
    79ba:	0021      	movs	r1, r4
    79bc:	2030      	movs	r0, #48	; 0x30
    79be:	4b1b      	ldr	r3, [pc, #108]	; (7a2c <Configure_Spi_Master+0x124>)
    79c0:	4698      	mov	r8, r3
    79c2:	4798      	blx	r3
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    79c4:	2701      	movs	r7, #1
    79c6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(SHDN, &pin_conf);
    79c8:	0021      	movs	r1, r4
    79ca:	2007      	movs	r0, #7
    79cc:	47c0      	blx	r8
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    79ce:	2682      	movs	r6, #130	; 0x82
    79d0:	05f6      	lsls	r6, r6, #23
    79d2:	2380      	movs	r3, #128	; 0x80
    79d4:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(SHDN, true);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    79d6:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(STB, &pin_conf);
    79d8:	0021      	movs	r1, r4
    79da:	200a      	movs	r0, #10
    79dc:	47c0      	blx	r8
    79de:	2380      	movs	r3, #128	; 0x80
    79e0:	00db      	lsls	r3, r3, #3
    79e2:	61b3      	str	r3, [r6, #24]
	port_pin_set_output_level(STB, true);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    79e4:	7027      	strb	r7, [r4, #0]
	port_pin_set_config(VPC, &pin_conf);
    79e6:	0021      	movs	r1, r4
    79e8:	2031      	movs	r0, #49	; 0x31
    79ea:	47c0      	blx	r8
	} else {
		port_base->OUTCLR.reg = pin_mask;
    79ec:	3680      	adds	r6, #128	; 0x80
    79ee:	2380      	movs	r3, #128	; 0x80
    79f0:	029b      	lsls	r3, r3, #10
    79f2:	6173      	str	r3, [r6, #20]
}

void Configure_Extint_ADIRQ2(void)
{
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    79f4:	4668      	mov	r0, sp
    79f6:	4b17      	ldr	r3, [pc, #92]	; (7a54 <Configure_Spi_Master+0x14c>)
    79f8:	4798      	blx	r3
	config_extint_chan.gpio_pin           = ADIRQ2_EIC_PIN;
    79fa:	230d      	movs	r3, #13
    79fc:	9300      	str	r3, [sp, #0]
	config_extint_chan.gpio_pin_mux       = ADIRQ2_EIC_MUX;
    79fe:	9501      	str	r5, [sp, #4]
	config_extint_chan.gpio_pin_pull      = ADIRQ2_EIC_PULL_UP;
    7a00:	466b      	mov	r3, sp
    7a02:	721d      	strb	r5, [r3, #8]
	config_extint_chan.detection_criteria = ADIRQ2_EIC_DETECT;
    7a04:	72df      	strb	r7, [r3, #11]
	extint_chan_set_config(ADIRQ2_EIC_LINE, &config_extint_chan);
    7a06:	4669      	mov	r1, sp
    7a08:	200d      	movs	r0, #13
    7a0a:	4b13      	ldr	r3, [pc, #76]	; (7a58 <Configure_Spi_Master+0x150>)
    7a0c:	4798      	blx	r3

}

void Configure_Extint_Callbacks_ADIRQ2(void)
{
	extint_register_callback(ADIRQ2_Extint_Callback,	ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    7a0e:	2200      	movs	r2, #0
    7a10:	210d      	movs	r1, #13
    7a12:	4812      	ldr	r0, [pc, #72]	; (7a5c <Configure_Spi_Master+0x154>)
    7a14:	4b12      	ldr	r3, [pc, #72]	; (7a60 <Configure_Spi_Master+0x158>)
    7a16:	4798      	blx	r3
	extint_chan_enable_callback(ADIRQ2_EIC_LINE,	EXTINT_CALLBACK_TYPE_DETECT);
    7a18:	2100      	movs	r1, #0
    7a1a:	200d      	movs	r0, #13
    7a1c:	4b11      	ldr	r3, [pc, #68]	; (7a64 <Configure_Spi_Master+0x15c>)
    7a1e:	4798      	blx	r3

	
	Configure_Extint_ADIRQ2();
	Configure_Extint_Callbacks_ADIRQ2();
	
}
    7a20:	b012      	add	sp, #72	; 0x48
    7a22:	bc04      	pop	{r2}
    7a24:	4690      	mov	r8, r2
    7a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7a28:	20000e3c 	.word	0x20000e3c
    7a2c:	00008d19 	.word	0x00008d19
    7a30:	0000a2bf 	.word	0x0000a2bf
    7a34:	000186a0 	.word	0x000186a0
    7a38:	00100002 	.word	0x00100002
    7a3c:	00120002 	.word	0x00120002
    7a40:	00130002 	.word	0x00130002
    7a44:	20000e30 	.word	0x20000e30
    7a48:	42000800 	.word	0x42000800
    7a4c:	00008fd9 	.word	0x00008fd9
    7a50:	000078ed 	.word	0x000078ed
    7a54:	00008971 	.word	0x00008971
    7a58:	00008985 	.word	0x00008985
    7a5c:	000078ad 	.word	0x000078ad
    7a60:	000087f9 	.word	0x000087f9
    7a64:	00008825 	.word	0x00008825

00007a68 <SPI_Slave_High>:
  * @param  None
  * @retval None
  */

void SPI_Slave_High(void)
{
    7a68:	b510      	push	{r4, lr}
	spi_select_slave(&spi_master_instance, &slave, false);
    7a6a:	2200      	movs	r2, #0
    7a6c:	4902      	ldr	r1, [pc, #8]	; (7a78 <SPI_Slave_High+0x10>)
    7a6e:	4803      	ldr	r0, [pc, #12]	; (7a7c <SPI_Slave_High+0x14>)
    7a70:	4b03      	ldr	r3, [pc, #12]	; (7a80 <SPI_Slave_High+0x18>)
    7a72:	4798      	blx	r3
}
    7a74:	bd10      	pop	{r4, pc}
    7a76:	46c0      	nop			; (mov r8, r8)
    7a78:	20000e3c 	.word	0x20000e3c
    7a7c:	20000e30 	.word	0x20000e30
    7a80:	000093f9 	.word	0x000093f9

00007a84 <vSPI_Wait>:
  * @param  None
  * @retval None
  */

void vSPI_Wait(void)
{
    7a84:	b082      	sub	sp, #8
	volatile uint8_t ucdummy;
	for (ucdummy = 0; ucdummy < 8; ucdummy++);
    7a86:	466b      	mov	r3, sp
    7a88:	2200      	movs	r2, #0
    7a8a:	71da      	strb	r2, [r3, #7]
    7a8c:	3307      	adds	r3, #7
    7a8e:	781b      	ldrb	r3, [r3, #0]
    7a90:	b2db      	uxtb	r3, r3
    7a92:	2b07      	cmp	r3, #7
    7a94:	d809      	bhi.n	7aaa <vSPI_Wait+0x26>
    7a96:	466b      	mov	r3, sp
    7a98:	1dda      	adds	r2, r3, #7
    7a9a:	7813      	ldrb	r3, [r2, #0]
    7a9c:	3301      	adds	r3, #1
    7a9e:	b2db      	uxtb	r3, r3
    7aa0:	7013      	strb	r3, [r2, #0]
    7aa2:	7813      	ldrb	r3, [r2, #0]
    7aa4:	b2db      	uxtb	r3, r3
    7aa6:	2b07      	cmp	r3, #7
    7aa8:	d9f7      	bls.n	7a9a <vSPI_Wait+0x16>
}
    7aaa:	b002      	add	sp, #8
    7aac:	4770      	bx	lr
    7aae:	46c0      	nop			; (mov r8, r8)

00007ab0 <ucCRC_Calc>:
  * @param  None
  * @retval None
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
    7ab0:	b510      	push	{r4, lr}
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    7ab2:	2800      	cmp	r0, #0
    7ab4:	d00d      	beq.n	7ad2 <ucCRC_Calc+0x22>
    7ab6:	000b      	movs	r3, r1
    7ab8:	3801      	subs	r0, #1
    7aba:	b2c0      	uxtb	r0, r0
    7abc:	3001      	adds	r0, #1
    7abe:	1809      	adds	r1, r1, r0
    7ac0:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
    7ac2:	4c05      	ldr	r4, [pc, #20]	; (7ad8 <ucCRC_Calc+0x28>)
    7ac4:	781a      	ldrb	r2, [r3, #0]
    7ac6:	4050      	eors	r0, r2
    7ac8:	5c20      	ldrb	r0, [r4, r0]
    7aca:	3301      	adds	r3, #1
uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;

	for( uci=0; uci<ucsize; uci++) 
    7acc:	428b      	cmp	r3, r1
    7ace:	d1f9      	bne.n	7ac4 <ucCRC_Calc+0x14>
    7ad0:	e000      	b.n	7ad4 <ucCRC_Calc+0x24>
  */

uint8_t ucCRC_Calc( uint8_t ucsize,uint8_t* pucdt )
{
	uint8_t	uccrc,uci;
	uccrc = 0;
    7ad2:	2000      	movs	r0, #0
	{
		uccrc = ucCRC_tCalc[uccrc ^ pucdt[uci]];
	}

	return uccrc;
}
    7ad4:	bd10      	pop	{r4, pc}
    7ad6:	46c0      	nop			; (mov r8, r8)
    7ad8:	0000a548 	.word	0x0000a548

00007adc <ucSPI_Write>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,undata需要写入的数据
  * @retval ok/err
  */

uint8_t ucSPI_Write(uint8_t ucdev, uint8_t ucreg, uint16_t undata)
{
    7adc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ade:	465f      	mov	r7, fp
    7ae0:	4656      	mov	r6, sl
    7ae2:	464d      	mov	r5, r9
    7ae4:	4644      	mov	r4, r8
    7ae6:	b4f0      	push	{r4, r5, r6, r7}
    7ae8:	b083      	sub	sp, #12
    7aea:	4691      	mov	r9, r2
	uint8_t	ucerrorcount = 0;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t	wk_dat;

	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7aec:	0040      	lsls	r0, r0, #1
    7aee:	271e      	movs	r7, #30
    7af0:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7af2:	004b      	lsls	r3, r1, #1
    7af4:	4698      	mov	r8, r3
	{
		SPI_Slave_High();

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    7af6:	0a13      	lsrs	r3, r2, #8
    7af8:	469b      	mov	fp, r3
    7afa:	2603      	movs	r6, #3
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    7afc:	4b25      	ldr	r3, [pc, #148]	; (7b94 <ucSPI_Write+0xb8>)
    7afe:	469a      	mov	sl, r3

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    7b00:	4d25      	ldr	r5, [pc, #148]	; (7b98 <ucSPI_Write+0xbc>)
    7b02:	3f3e      	subs	r7, #62	; 0x3e
    7b04:	4307      	orrs	r7, r0
    7b06:	9701      	str	r7, [sp, #4]
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
	{
		SPI_Slave_High();
    7b08:	47d0      	blx	sl

		ucSPI_SendData[0] = (uint8_t)0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_WRITE;	/* set send data	*/
    7b0a:	466b      	mov	r3, sp
    7b0c:	791b      	ldrb	r3, [r3, #4]
    7b0e:	702b      	strb	r3, [r5, #0]
		ucSPI_SendData[1] = (uint8_t)(wk_reg | MAC_SPI_TRANS_SINGLE);
    7b10:	4643      	mov	r3, r8
    7b12:	706b      	strb	r3, [r5, #1]
		ucSPI_SendData[2] = (uint8_t)(wk_dat >> 8);
    7b14:	465b      	mov	r3, fp
    7b16:	70ab      	strb	r3, [r5, #2]
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
    7b18:	464b      	mov	r3, r9
    7b1a:	70eb      	strb	r3, [r5, #3]
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
    7b1c:	0029      	movs	r1, r5
    7b1e:	2004      	movs	r0, #4
    7b20:	4b1e      	ldr	r3, [pc, #120]	; (7b9c <ucSPI_Write+0xc0>)
    7b22:	4798      	blx	r3
    7b24:	7128      	strb	r0, [r5, #4]
		
		SPI_Write_Buff(ucSPI_SendData,5);
    7b26:	2105      	movs	r1, #5
    7b28:	0028      	movs	r0, r5
    7b2a:	4b1d      	ldr	r3, [pc, #116]	; (7ba0 <ucSPI_Write+0xc4>)
    7b2c:	4798      	blx	r3
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    7b2e:	4b1d      	ldr	r3, [pc, #116]	; (7ba4 <ucSPI_Write+0xc8>)
    7b30:	6a1c      	ldr	r4, [r3, #32]
    7b32:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7b34:	03e4      	lsls	r4, r4, #15
    7b36:	0fe4      	lsrs	r4, r4, #31
			if(SDI1_GetValue() ==1)
    7b38:	03db      	lsls	r3, r3, #15
    7b3a:	d40e      	bmi.n	7b5a <ucSPI_Write+0x7e>
    7b3c:	4b1a      	ldr	r3, [pc, #104]	; (7ba8 <ucSPI_Write+0xcc>)
    7b3e:	4a19      	ldr	r2, [pc, #100]	; (7ba4 <ucSPI_Write+0xc8>)
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7b40:	2001      	movs	r0, #1
			if(SDI1_GetValue() ==1)
    7b42:	2180      	movs	r1, #128	; 0x80
    7b44:	0249      	lsls	r1, r1, #9
    7b46:	6a14      	ldr	r4, [r2, #32]
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7b48:	0c24      	lsrs	r4, r4, #16
    7b4a:	4004      	ands	r4, r0
    7b4c:	6a17      	ldr	r7, [r2, #32]
			if(SDI1_GetValue() ==1)
    7b4e:	420f      	tst	r7, r1
    7b50:	d103      	bne.n	7b5a <ucSPI_Write+0x7e>
    7b52:	3b01      	subs	r3, #1
    7b54:	b29b      	uxth	r3, r3
		ucSPI_SendData[3] = (uint8_t)(wk_dat & 0xFF);
		ucSPI_SendData[4] = ucCRC_Calc(4,&ucSPI_SendData[0]);
		
		SPI_Write_Buff(ucSPI_SendData,5);
		
		for(i=0;i<10000;i++)
    7b56:	2b00      	cmp	r3, #0
    7b58:	d1f5      	bne.n	7b46 <ucSPI_Write+0x6a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    7b5a:	2064      	movs	r0, #100	; 0x64
    7b5c:	4b13      	ldr	r3, [pc, #76]	; (7bac <ucSPI_Write+0xd0>)
    7b5e:	4798      	blx	r3
		if(SDI_VAL ==1)
    7b60:	2c01      	cmp	r4, #1
    7b62:	d103      	bne.n	7b6c <ucSPI_Write+0x90>
		{
			SPI_Slave_Low();
    7b64:	4b12      	ldr	r3, [pc, #72]	; (7bb0 <ucSPI_Write+0xd4>)
    7b66:	4798      	blx	r3
			return 0;
    7b68:	2000      	movs	r0, #0
    7b6a:	e00b      	b.n	7b84 <ucSPI_Write+0xa8>
		}
		delay_us(100);
    7b6c:	2064      	movs	r0, #100	; 0x64
    7b6e:	4b0f      	ldr	r3, [pc, #60]	; (7bac <ucSPI_Write+0xd0>)
    7b70:	4798      	blx	r3
		
		SPI_Slave_Low();
    7b72:	4b0f      	ldr	r3, [pc, #60]	; (7bb0 <ucSPI_Write+0xd4>)
    7b74:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7b76:	4b0f      	ldr	r3, [pc, #60]	; (7bb4 <ucSPI_Write+0xd8>)
    7b78:	4798      	blx	r3
    7b7a:	3e01      	subs	r6, #1
    7b7c:	b2f6      	uxtb	r6, r6
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_dat	= undata;
	uint16_t i;
	uint8_t SDI_VAL;
	while (ucerrorcount <= MAC_SPI_WRITE_RETRY) 
    7b7e:	2e00      	cmp	r6, #0
    7b80:	d1c2      	bne.n	7b08 <ucSPI_Write+0x2c>
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}

	return 1;								/* error */
    7b82:	2001      	movs	r0, #1
}
    7b84:	b003      	add	sp, #12
    7b86:	bc3c      	pop	{r2, r3, r4, r5}
    7b88:	4690      	mov	r8, r2
    7b8a:	4699      	mov	r9, r3
    7b8c:	46a2      	mov	sl, r4
    7b8e:	46ab      	mov	fp, r5
    7b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7b92:	46c0      	nop			; (mov r8, r8)
    7b94:	00007a69 	.word	0x00007a69
    7b98:	20000260 	.word	0x20000260
    7b9c:	00007ab1 	.word	0x00007ab1
    7ba0:	000078bd 	.word	0x000078bd
    7ba4:	41000080 	.word	0x41000080
    7ba8:	0000270f 	.word	0x0000270f
    7bac:	00007e19 	.word	0x00007e19
    7bb0:	000078ed 	.word	0x000078ed
    7bb4:	00007a85 	.word	0x00007a85

00007bb8 <ucSPI_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,pundata 存放数组
  * @retval ok/err
  */

uint8_t ucSPI_Read(uint8_t ucdev, uint8_t ucreg, uint16_t* pundata)
{
    7bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    7bba:	4657      	mov	r7, sl
    7bbc:	464e      	mov	r6, r9
    7bbe:	4645      	mov	r5, r8
    7bc0:	b4e0      	push	{r5, r6, r7}
    7bc2:	b082      	sub	sp, #8
    7bc4:	9201      	str	r2, [sp, #4]
	uint8_t	crc;
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7bc6:	0040      	lsls	r0, r0, #1
    7bc8:	271e      	movs	r7, #30
    7bca:	4038      	ands	r0, r7
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7bcc:	004b      	lsls	r3, r1, #1
    7bce:	4698      	mov	r8, r3
    7bd0:	2603      	movs	r6, #3

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7bd2:	4b2c      	ldr	r3, [pc, #176]	; (7c84 <ucSPI_Read+0xcc>)
    7bd4:	469a      	mov	sl, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7bd6:	4c2c      	ldr	r4, [pc, #176]	; (7c88 <ucSPI_Read+0xd0>)
    7bd8:	3f3d      	subs	r7, #61	; 0x3d
    7bda:	4307      	orrs	r7, r0
    7bdc:	46b9      	mov	r9, r7
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7bde:	47d0      	blx	sl

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7be0:	464b      	mov	r3, r9
    7be2:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
    7be4:	4643      	mov	r3, r8
    7be6:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
    7be8:	0021      	movs	r1, r4
    7bea:	2002      	movs	r0, #2
    7bec:	4b27      	ldr	r3, [pc, #156]	; (7c8c <ucSPI_Read+0xd4>)
    7bee:	4798      	blx	r3
    7bf0:	70a0      	strb	r0, [r4, #2]
	
		SPI_Write_Buff(ucSPI_SendData,3);
    7bf2:	2103      	movs	r1, #3
    7bf4:	0020      	movs	r0, r4
    7bf6:	4b26      	ldr	r3, [pc, #152]	; (7c90 <ucSPI_Read+0xd8>)
    7bf8:	4798      	blx	r3
    7bfa:	4b26      	ldr	r3, [pc, #152]	; (7c94 <ucSPI_Read+0xdc>)
    7bfc:	6a1a      	ldr	r2, [r3, #32]
    7bfe:	6a1b      	ldr	r3, [r3, #32]

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7c00:	03d2      	lsls	r2, r2, #15
    7c02:	0fd5      	lsrs	r5, r2, #31
			if(SDI1_GetValue() ==1)
    7c04:	03db      	lsls	r3, r3, #15
    7c06:	d40f      	bmi.n	7c28 <ucSPI_Read+0x70>
    7c08:	4b23      	ldr	r3, [pc, #140]	; (7c98 <ucSPI_Read+0xe0>)
    7c0a:	4922      	ldr	r1, [pc, #136]	; (7c94 <ucSPI_Read+0xdc>)
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7c0c:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    7c0e:	2080      	movs	r0, #128	; 0x80
    7c10:	0240      	lsls	r0, r0, #9
    7c12:	6a0a      	ldr	r2, [r1, #32]
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7c14:	0c12      	lsrs	r2, r2, #16
    7c16:	403a      	ands	r2, r7
    7c18:	0015      	movs	r5, r2
    7c1a:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    7c1c:	4202      	tst	r2, r0
    7c1e:	d103      	bne.n	7c28 <ucSPI_Read+0x70>
    7c20:	3b01      	subs	r3, #1
    7c22:	b29b      	uxth	r3, r3
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_SINGLE;
		ucSPI_SendData[2] = ucCRC_Calc(2,&ucSPI_SendData[0]);
	
		SPI_Write_Buff(ucSPI_SendData,3);

		for(i=0;i<10000;i++)
    7c24:	2b00      	cmp	r3, #0
    7c26:	d1f4      	bne.n	7c12 <ucSPI_Read+0x5a>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    7c28:	2064      	movs	r0, #100	; 0x64
    7c2a:	4b1c      	ldr	r3, [pc, #112]	; (7c9c <ucSPI_Read+0xe4>)
    7c2c:	4798      	blx	r3
		if(SDI_VAL ==1)
    7c2e:	2d01      	cmp	r5, #1
    7c30:	d118      	bne.n	7c64 <ucSPI_Read+0xac>
		{
			SPI_Read_Buff(ucSPI_RecvData,3);
    7c32:	4c1b      	ldr	r4, [pc, #108]	; (7ca0 <ucSPI_Read+0xe8>)
    7c34:	2103      	movs	r1, #3
    7c36:	0020      	movs	r0, r4
    7c38:	4b1a      	ldr	r3, [pc, #104]	; (7ca4 <ucSPI_Read+0xec>)
    7c3a:	4798      	blx	r3

			SPI_Slave_Low();
    7c3c:	4b1a      	ldr	r3, [pc, #104]	; (7ca8 <ucSPI_Read+0xf0>)
    7c3e:	4798      	blx	r3
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
    7c40:	0021      	movs	r1, r4
    7c42:	2002      	movs	r0, #2
    7c44:	4b11      	ldr	r3, [pc, #68]	; (7c8c <ucSPI_Read+0xd4>)
    7c46:	4798      	blx	r3
    7c48:	0003      	movs	r3, r0
			if( crc != ucSPI_RecvData[2] ){
    7c4a:	78a2      	ldrb	r2, [r4, #2]
				return 2;
    7c4c:	2002      	movs	r0, #2
		{
			SPI_Read_Buff(ucSPI_RecvData,3);

			SPI_Slave_Low();
			crc = ucCRC_Calc(2,&ucSPI_RecvData[0]);
			if( crc != ucSPI_RecvData[2] ){
    7c4e:	429a      	cmp	r2, r3
    7c50:	d111      	bne.n	7c76 <ucSPI_Read+0xbe>
				return 2;
			}
			pundata[0] = ((uint16_t)ucSPI_RecvData[0] << 8 ) + ucSPI_RecvData[1];	/* Bp15-8 => left 8bit shift + Bp7-0 */
    7c52:	4a13      	ldr	r2, [pc, #76]	; (7ca0 <ucSPI_Read+0xe8>)
    7c54:	7813      	ldrb	r3, [r2, #0]
    7c56:	021b      	lsls	r3, r3, #8
    7c58:	7852      	ldrb	r2, [r2, #1]
    7c5a:	18d3      	adds	r3, r2, r3
    7c5c:	9a01      	ldr	r2, [sp, #4]
    7c5e:	8013      	strh	r3, [r2, #0]
			return 0;						/* Successful complete */
    7c60:	2000      	movs	r0, #0
    7c62:	e008      	b.n	7c76 <ucSPI_Read+0xbe>
		}
		SPI_Slave_Low();
    7c64:	4b10      	ldr	r3, [pc, #64]	; (7ca8 <ucSPI_Read+0xf0>)
    7c66:	4798      	blx	r3
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7c68:	4b10      	ldr	r3, [pc, #64]	; (7cac <ucSPI_Read+0xf4>)
    7c6a:	4798      	blx	r3
    7c6c:	3e01      	subs	r6, #1
    7c6e:	b2f6      	uxtb	r6, r6
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7c70:	2e00      	cmp	r6, #0
    7c72:	d1b4      	bne.n	7bde <ucSPI_Read+0x26>
		}
		SPI_Slave_Low();
		vSPI_Wait();						/* Wait so as not to High SEM immediately */
		ucerrorcount++;
	}
	return 1;								/* error */
    7c74:	2001      	movs	r0, #1
}
    7c76:	b002      	add	sp, #8
    7c78:	bc1c      	pop	{r2, r3, r4}
    7c7a:	4690      	mov	r8, r2
    7c7c:	4699      	mov	r9, r3
    7c7e:	46a2      	mov	sl, r4
    7c80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7c82:	46c0      	nop			; (mov r8, r8)
    7c84:	00007a69 	.word	0x00007a69
    7c88:	20000260 	.word	0x20000260
    7c8c:	00007ab1 	.word	0x00007ab1
    7c90:	000078bd 	.word	0x000078bd
    7c94:	41000080 	.word	0x41000080
    7c98:	0000270f 	.word	0x0000270f
    7c9c:	00007e19 	.word	0x00007e19
    7ca0:	20000268 	.word	0x20000268
    7ca4:	000078d5 	.word	0x000078d5
    7ca8:	000078ed 	.word	0x000078ed
    7cac:	00007a85 	.word	0x00007a85

00007cb0 <ucSPI_Continue_Read>:
  * @param  ucdev设备地址,ucreg设备寄存器地址,uctime 连续长度
  * @retval ok/err
  */

uint8_t ucSPI_Continue_Read(uint8_t ucdev, uint8_t ucreg, uint8_t uctime)
{
    7cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7cb2:	465f      	mov	r7, fp
    7cb4:	4656      	mov	r6, sl
    7cb6:	464d      	mov	r5, r9
    7cb8:	4644      	mov	r4, r8
    7cba:	b4f0      	push	{r4, r5, r6, r7}
    7cbc:	4691      	mov	r9, r2
	uint16_t	wk_reg;
	uint16_t	wk_dev;
	uint8_t	wk_time;
	uint16_t i;
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
    7cbe:	0040      	lsls	r0, r0, #1
    7cc0:	261e      	movs	r6, #30
    7cc2:	4030      	ands	r0, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
    7cc4:	004b      	lsls	r3, r1, #1
    7cc6:	469b      	mov	fp, r3
    7cc8:	2503      	movs	r5, #3
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7cca:	4b36      	ldr	r3, [pc, #216]	; (7da4 <ucSPI_Continue_Read+0xf4>)
    7ccc:	4698      	mov	r8, r3

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7cce:	4c36      	ldr	r4, [pc, #216]	; (7da8 <ucSPI_Continue_Read+0xf8>)
    7cd0:	3e3d      	subs	r6, #61	; 0x3d
    7cd2:	4306      	orrs	r6, r0
    7cd4:	46b2      	mov	sl, r6
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
	{
		SPI_Slave_High();
    7cd6:	47c0      	blx	r8

		ucSPI_SendData[0] = 0xE0 | (uint8_t)wk_dev | MAC_SPI_RW_READ;
    7cd8:	4653      	mov	r3, sl
    7cda:	7023      	strb	r3, [r4, #0]
		ucSPI_SendData[1] = (uint8_t)wk_reg | MAC_SPI_TRANS_CONTINUE;
    7cdc:	2301      	movs	r3, #1
    7cde:	465a      	mov	r2, fp
    7ce0:	4313      	orrs	r3, r2
    7ce2:	7063      	strb	r3, [r4, #1]
		ucSPI_SendData[2] = wk_time & 0x7F;
    7ce4:	237f      	movs	r3, #127	; 0x7f
    7ce6:	464a      	mov	r2, r9
    7ce8:	4013      	ands	r3, r2
    7cea:	70a3      	strb	r3, [r4, #2]
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);
    7cec:	0021      	movs	r1, r4
    7cee:	2003      	movs	r0, #3
    7cf0:	4b2e      	ldr	r3, [pc, #184]	; (7dac <ucSPI_Continue_Read+0xfc>)
    7cf2:	4798      	blx	r3
    7cf4:	70e0      	strb	r0, [r4, #3]

		SPI_Write_Buff(ucSPI_SendData,4);
    7cf6:	2104      	movs	r1, #4
    7cf8:	0020      	movs	r0, r4
    7cfa:	4b2d      	ldr	r3, [pc, #180]	; (7db0 <ucSPI_Continue_Read+0x100>)
    7cfc:	4798      	blx	r3
    7cfe:	4b2d      	ldr	r3, [pc, #180]	; (7db4 <ucSPI_Continue_Read+0x104>)
    7d00:	6a1a      	ldr	r2, [r3, #32]
    7d02:	6a1b      	ldr	r3, [r3, #32]
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7d04:	03d2      	lsls	r2, r2, #15
    7d06:	0fd6      	lsrs	r6, r2, #31
			if(SDI1_GetValue() ==1)
    7d08:	03db      	lsls	r3, r3, #15
    7d0a:	d40f      	bmi.n	7d2c <ucSPI_Continue_Read+0x7c>
    7d0c:	4b2a      	ldr	r3, [pc, #168]	; (7db8 <ucSPI_Continue_Read+0x108>)
    7d0e:	4929      	ldr	r1, [pc, #164]	; (7db4 <ucSPI_Continue_Read+0x104>)

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7d10:	2701      	movs	r7, #1
			if(SDI1_GetValue() ==1)
    7d12:	2080      	movs	r0, #128	; 0x80
    7d14:	0240      	lsls	r0, r0, #9
    7d16:	6a0a      	ldr	r2, [r1, #32]

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
		{
			SDI_VAL = SDI1_GetValue();
    7d18:	0c12      	lsrs	r2, r2, #16
    7d1a:	403a      	ands	r2, r7
    7d1c:	0016      	movs	r6, r2
    7d1e:	6a0a      	ldr	r2, [r1, #32]
			if(SDI1_GetValue() ==1)
    7d20:	4202      	tst	r2, r0
    7d22:	d103      	bne.n	7d2c <ucSPI_Continue_Read+0x7c>
    7d24:	3b01      	subs	r3, #1
    7d26:	b29b      	uxth	r3, r3
		ucSPI_SendData[2] = wk_time & 0x7F;
		ucSPI_SendData[3] = ucCRC_Calc(3,&ucSPI_SendData[0]);

		SPI_Write_Buff(ucSPI_SendData,4);
		
		for(i=0;i<10000;i++)
    7d28:	2b00      	cmp	r3, #0
    7d2a:	d1f4      	bne.n	7d16 <ucSPI_Continue_Read+0x66>
			if(SDI1_GetValue() ==1)
			{
				break;
			}
		}
		delay_us(100);
    7d2c:	2064      	movs	r0, #100	; 0x64
    7d2e:	4b23      	ldr	r3, [pc, #140]	; (7dbc <ucSPI_Continue_Read+0x10c>)
    7d30:	4798      	blx	r3
		if(SDI_VAL ==1)
    7d32:	2e01      	cmp	r6, #1
    7d34:	d129      	bne.n	7d8a <ucSPI_Continue_Read+0xda>
		{
			SPI_Read_Buff( ucSPI_Conti_RecvData+2,( (MAC_AN49503_READ_CNT*2) + 1 ) );
    7d36:	4c22      	ldr	r4, [pc, #136]	; (7dc0 <ucSPI_Continue_Read+0x110>)
    7d38:	21ad      	movs	r1, #173	; 0xad
    7d3a:	0020      	movs	r0, r4
    7d3c:	4b21      	ldr	r3, [pc, #132]	; (7dc4 <ucSPI_Continue_Read+0x114>)
    7d3e:	4798      	blx	r3
			
			SPI_Slave_Low();
    7d40:	4b21      	ldr	r3, [pc, #132]	; (7dc8 <ucSPI_Continue_Read+0x118>)
    7d42:	4798      	blx	r3
			vSPI_Wait();						/* Wait so as not to High SEM immediately */
    7d44:	4b21      	ldr	r3, [pc, #132]	; (7dcc <ucSPI_Continue_Read+0x11c>)
    7d46:	4798      	blx	r3
			if(ucSPI_Conti_RecvData[5] == 0x3b)
    7d48:	78e3      	ldrb	r3, [r4, #3]
    7d4a:	2b3b      	cmp	r3, #59	; 0x3b
    7d4c:	d109      	bne.n	7d62 <ucSPI_Continue_Read+0xb2>
			{
				afe_lost_cnt =0;
    7d4e:	2200      	movs	r2, #0
    7d50:	4b1f      	ldr	r3, [pc, #124]	; (7dd0 <ucSPI_Continue_Read+0x120>)
    7d52:	701a      	strb	r2, [r3, #0]
				sys_flags.val.afe_connect_flag = 1;
    7d54:	4a1f      	ldr	r2, [pc, #124]	; (7dd4 <ucSPI_Continue_Read+0x124>)
    7d56:	7811      	ldrb	r1, [r2, #0]
    7d58:	2301      	movs	r3, #1
    7d5a:	430b      	orrs	r3, r1
    7d5c:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    7d5e:	2000      	movs	r0, #0
    7d60:	e01a      	b.n	7d98 <ucSPI_Continue_Read+0xe8>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    7d62:	4b1b      	ldr	r3, [pc, #108]	; (7dd0 <ucSPI_Continue_Read+0x120>)
    7d64:	781b      	ldrb	r3, [r3, #0]
    7d66:	3301      	adds	r3, #1
    7d68:	b2db      	uxtb	r3, r3
				if(afe_lost_cnt ==8)
    7d6a:	2b08      	cmp	r3, #8
    7d6c:	d003      	beq.n	7d76 <ucSPI_Continue_Read+0xc6>
				afe_lost_cnt =0;
				sys_flags.val.afe_connect_flag = 1;
			}
			else
			{
				afe_lost_cnt++;
    7d6e:	4a18      	ldr	r2, [pc, #96]	; (7dd0 <ucSPI_Continue_Read+0x120>)
    7d70:	7013      	strb	r3, [r2, #0]
				{
					afe_lost_cnt =0;
					sys_flags.val.afe_connect_flag = 0;
				}
			}
			return 0;						/* Successful complete		*/
    7d72:	2000      	movs	r0, #0
    7d74:	e010      	b.n	7d98 <ucSPI_Continue_Read+0xe8>
			else
			{
				afe_lost_cnt++;
				if(afe_lost_cnt ==8)
				{
					afe_lost_cnt =0;
    7d76:	2200      	movs	r2, #0
    7d78:	4b15      	ldr	r3, [pc, #84]	; (7dd0 <ucSPI_Continue_Read+0x120>)
    7d7a:	701a      	strb	r2, [r3, #0]
					sys_flags.val.afe_connect_flag = 0;
    7d7c:	4a15      	ldr	r2, [pc, #84]	; (7dd4 <ucSPI_Continue_Read+0x124>)
    7d7e:	7813      	ldrb	r3, [r2, #0]
    7d80:	2101      	movs	r1, #1
    7d82:	438b      	bics	r3, r1
    7d84:	7013      	strb	r3, [r2, #0]
				}
			}
			return 0;						/* Successful complete		*/
    7d86:	2000      	movs	r0, #0
    7d88:	e006      	b.n	7d98 <ucSPI_Continue_Read+0xe8>
		}
		SPI_Slave_Low();
    7d8a:	4b0f      	ldr	r3, [pc, #60]	; (7dc8 <ucSPI_Continue_Read+0x118>)
    7d8c:	4798      	blx	r3
    7d8e:	3d01      	subs	r5, #1
    7d90:	b2ed      	uxtb	r5, r5
	uint8_t SDI_VAL;
	wk_dev	= ((uint16_t)ucdev << 1) & 0x001E;
	wk_reg	= ((uint16_t)ucreg << 1) & 0x00FE;
	wk_time	= uctime;

	while (ucerrorcount <= MAC_SPI_READ_RETRY) 
    7d92:	2d00      	cmp	r5, #0
    7d94:	d19f      	bne.n	7cd6 <ucSPI_Continue_Read+0x26>
		}
		SPI_Slave_Low();
		ucerrorcount++;
	}

	return 1;								/* error */
    7d96:	2001      	movs	r0, #1
    7d98:	bc3c      	pop	{r2, r3, r4, r5}
    7d9a:	4690      	mov	r8, r2
    7d9c:	4699      	mov	r9, r3
    7d9e:	46a2      	mov	sl, r4
    7da0:	46ab      	mov	fp, r5
    7da2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7da4:	00007a69 	.word	0x00007a69
    7da8:	20000260 	.word	0x20000260
    7dac:	00007ab1 	.word	0x00007ab1
    7db0:	000078bd 	.word	0x000078bd
    7db4:	41000080 	.word	0x41000080
    7db8:	0000270f 	.word	0x0000270f
    7dbc:	00007e19 	.word	0x00007e19
    7dc0:	20000e8a 	.word	0x20000e8a
    7dc4:	000078d5 	.word	0x000078d5
    7dc8:	000078ed 	.word	0x000078ed
    7dcc:	00007a85 	.word	0x00007a85
    7dd0:	20000265 	.word	0x20000265
    7dd4:	20000fac 	.word	0x20000fac

00007dd8 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    7dd8:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    7dda:	2000      	movs	r0, #0
    7ddc:	4b08      	ldr	r3, [pc, #32]	; (7e00 <delay_init+0x28>)
    7dde:	4798      	blx	r3
    7de0:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    7de2:	4c08      	ldr	r4, [pc, #32]	; (7e04 <delay_init+0x2c>)
    7de4:	21fa      	movs	r1, #250	; 0xfa
    7de6:	0089      	lsls	r1, r1, #2
    7de8:	47a0      	blx	r4
    7dea:	4b07      	ldr	r3, [pc, #28]	; (7e08 <delay_init+0x30>)
    7dec:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    7dee:	4907      	ldr	r1, [pc, #28]	; (7e0c <delay_init+0x34>)
    7df0:	0028      	movs	r0, r5
    7df2:	47a0      	blx	r4
    7df4:	4b06      	ldr	r3, [pc, #24]	; (7e10 <delay_init+0x38>)
    7df6:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    7df8:	2205      	movs	r2, #5
    7dfa:	4b06      	ldr	r3, [pc, #24]	; (7e14 <delay_init+0x3c>)
    7dfc:	601a      	str	r2, [r3, #0]
}
    7dfe:	bd70      	pop	{r4, r5, r6, pc}
    7e00:	00009b55 	.word	0x00009b55
    7e04:	00009f75 	.word	0x00009f75
    7e08:	20000004 	.word	0x20000004
    7e0c:	000f4240 	.word	0x000f4240
    7e10:	20000000 	.word	0x20000000
    7e14:	e000e010 	.word	0xe000e010

00007e18 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    7e18:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    7e1a:	4b08      	ldr	r3, [pc, #32]	; (7e3c <delay_cycles_us+0x24>)
    7e1c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    7e1e:	4a08      	ldr	r2, [pc, #32]	; (7e40 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    7e20:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7e22:	2180      	movs	r1, #128	; 0x80
    7e24:	0249      	lsls	r1, r1, #9
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
	while (n--) {
    7e26:	e006      	b.n	7e36 <delay_cycles_us+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    7e28:	2c00      	cmp	r4, #0
    7e2a:	d004      	beq.n	7e36 <delay_cycles_us+0x1e>
		SysTick->LOAD = n;
    7e2c:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    7e2e:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7e30:	6813      	ldr	r3, [r2, #0]
    7e32:	420b      	tst	r3, r1
    7e34:	d0fc      	beq.n	7e30 <delay_cycles_us+0x18>
    7e36:	3801      	subs	r0, #1
    7e38:	d2f6      	bcs.n	7e28 <delay_cycles_us+0x10>
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
	}
}
    7e3a:	bd30      	pop	{r4, r5, pc}
    7e3c:	20000000 	.word	0x20000000
    7e40:	e000e010 	.word	0xe000e010

00007e44 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
    7e44:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
    7e46:	4b08      	ldr	r3, [pc, #32]	; (7e68 <delay_cycles_ms+0x24>)
    7e48:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    7e4a:	4a08      	ldr	r2, [pc, #32]	; (7e6c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
    7e4c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7e4e:	2180      	movs	r1, #128	; 0x80
    7e50:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
    7e52:	e006      	b.n	7e62 <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
    7e54:	2c00      	cmp	r4, #0
    7e56:	d004      	beq.n	7e62 <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
    7e58:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    7e5a:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    7e5c:	6813      	ldr	r3, [r2, #0]
    7e5e:	420b      	tst	r3, r1
    7e60:	d0fc      	beq.n	7e5c <delay_cycles_ms+0x18>
    7e62:	3801      	subs	r0, #1
    7e64:	d2f6      	bcs.n	7e54 <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
    7e66:	bd30      	pop	{r4, r5, pc}
    7e68:	20000004 	.word	0x20000004
    7e6c:	e000e010 	.word	0xe000e010

00007e70 <_adc_get_inst_index>:
 *
 * \return Index of the given ADC module instance.
 */
uint8_t _adc_get_inst_index(
		Adc *const hw)
{
    7e70:	b510      	push	{r4, lr}
    7e72:	b082      	sub	sp, #8
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;
    7e74:	466a      	mov	r2, sp
    7e76:	4b08      	ldr	r3, [pc, #32]	; (7e98 <_adc_get_inst_index+0x28>)
    7e78:	cb12      	ldmia	r3!, {r1, r4}
    7e7a:	c212      	stmia	r2!, {r1, r4}

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7e7c:	9b00      	ldr	r3, [sp, #0]
    7e7e:	4298      	cmp	r0, r3
    7e80:	d005      	beq.n	7e8e <_adc_get_inst_index+0x1e>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    7e82:	2300      	movs	r3, #0
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
		if (hw == adc_modules[i]) {
    7e84:	9a01      	ldr	r2, [sp, #4]
    7e86:	4282      	cmp	r2, r0
    7e88:	d103      	bne.n	7e92 <_adc_get_inst_index+0x22>
    7e8a:	3301      	adds	r3, #1
    7e8c:	e000      	b.n	7e90 <_adc_get_inst_index+0x20>
{
	/* List of available ADC modules. */
	Adc *const adc_modules[ADC_INST_NUM] = ADC_INSTS;

	/* Find index for ADC instance. */
	for (uint32_t i = 0; i < ADC_INST_NUM; i++) {
    7e8e:	2300      	movs	r3, #0
		if (hw == adc_modules[i]) {
			return i;
    7e90:	b2db      	uxtb	r3, r3
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    7e92:	0018      	movs	r0, r3
    7e94:	b002      	add	sp, #8
    7e96:	bd10      	pop	{r4, pc}
    7e98:	0000a71c 	.word	0x0000a71c

00007e9c <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
    7e9c:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
    7e9e:	2300      	movs	r3, #0
    7ea0:	2200      	movs	r2, #0
    7ea2:	7003      	strb	r3, [r0, #0]
	config->reference                     = ADC_REFERENCE_INTREF;
    7ea4:	7043      	strb	r3, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV2;
    7ea6:	7083      	strb	r3, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
    7ea8:	70c3      	strb	r3, [r0, #3]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
    7eaa:	2100      	movs	r1, #0
    7eac:	8303      	strh	r3, [r0, #24]
	config->window.window_upper_value     = 0;
    7eae:	6203      	str	r3, [r0, #32]
	config->window.window_lower_value     = 0;
    7eb0:	61c3      	str	r3, [r0, #28]
#if SAMR30
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6;
#else
	config->positive_input                = ADC_POSITIVE_INPUT_PIN1;
    7eb2:	2401      	movs	r4, #1
    7eb4:	7104      	strb	r4, [r0, #4]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND;
    7eb6:	24c0      	movs	r4, #192	; 0xc0
    7eb8:	0164      	lsls	r4, r4, #5
    7eba:	80c4      	strh	r4, [r0, #6]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
    7ebc:	7201      	strb	r1, [r0, #8]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
    7ebe:	7242      	strb	r2, [r0, #9]
	config->left_adjust                   = false;
    7ec0:	7282      	strb	r2, [r0, #10]
	config->differential_mode             = false;
    7ec2:	72c2      	strb	r2, [r0, #11]
	config->freerunning                   = false;
    7ec4:	7302      	strb	r2, [r0, #12]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
    7ec6:	242a      	movs	r4, #42	; 0x2a
    7ec8:	5502      	strb	r2, [r0, r4]
	config->run_in_standby                = false;
    7eca:	7342      	strb	r2, [r0, #13]
	config->on_demand                     = false;
    7ecc:	7382      	strb	r2, [r0, #14]
	config->sampling_time_compensation_enable  = false;
    7ece:	73c2      	strb	r2, [r0, #15]
	config->positive_input_sequence_mask_enable = 0;
    7ed0:	6103      	str	r3, [r0, #16]
	config->reference_compensation_enable = false;
    7ed2:	7502      	strb	r2, [r0, #20]
	config->correction.correction_enable  = false;
    7ed4:	3c06      	subs	r4, #6
    7ed6:	5502      	strb	r2, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
    7ed8:	84c3      	strh	r3, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
    7eda:	8503      	strh	r3, [r0, #40]	; 0x28
	config->sample_length                 = 0;
    7edc:	7541      	strb	r1, [r0, #21]
}
    7ede:	bd10      	pop	{r4, pc}

00007ee0 <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
    7ee0:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ee2:	465f      	mov	r7, fp
    7ee4:	4656      	mov	r6, sl
    7ee6:	464d      	mov	r5, r9
    7ee8:	4644      	mov	r4, r8
    7eea:	b4f0      	push	{r4, r5, r6, r7}
    7eec:	b09d      	sub	sp, #116	; 0x74
    7eee:	0005      	movs	r5, r0
    7ef0:	000e      	movs	r6, r1
    7ef2:	0017      	movs	r7, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Temporary variable to hold ADC instance number */
	uint8_t instance = _adc_get_inst_index(hw);
    7ef4:	0008      	movs	r0, r1
    7ef6:	4bc6      	ldr	r3, [pc, #792]	; (8210 <adc_init+0x330>)
    7ef8:	4798      	blx	r3
    7efa:	0004      	movs	r4, r0
    7efc:	9000      	str	r0, [sp, #0]

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    7efe:	602e      	str	r6, [r5, #0]
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    7f00:	4ac4      	ldr	r2, [pc, #784]	; (8214 <adc_init+0x334>)
    7f02:	69d1      	ldr	r1, [r2, #28]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_ADC);
#elif (SAML21) || (SAMR30)
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
    7f04:	0080      	lsls	r0, r0, #2
    7f06:	4bc4      	ldr	r3, [pc, #784]	; (8218 <adc_init+0x338>)
    7f08:	58c3      	ldr	r3, [r0, r3]
    7f0a:	430b      	orrs	r3, r1
    7f0c:	61d3      	str	r3, [r2, #28]
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    7f0e:	7833      	ldrb	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    7f10:	2005      	movs	r0, #5
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, MCLK_APBDMASK_ADC);
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, _adc_apbcmasks[instance]);
#endif

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
    7f12:	07db      	lsls	r3, r3, #31
    7f14:	d500      	bpl.n	7f18 <adc_init+0x38>
    7f16:	e235      	b.n	8384 <adc_init+0x4a4>
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    7f18:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    7f1a:	8c13      	ldrh	r3, [r2, #32]
    7f1c:	b29b      	uxth	r3, r3
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	while (adc_is_syncing(module_inst)) {
    7f1e:	2b00      	cmp	r3, #0
    7f20:	d1fb      	bne.n	7f1a <adc_init+0x3a>
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    7f22:	7833      	ldrb	r3, [r6, #0]
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
    7f24:	201c      	movs	r0, #28

	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
    7f26:	079b      	lsls	r3, r3, #30
    7f28:	d500      	bpl.n	7f2c <adc_init+0x4c>
    7f2a:	e22b      	b.n	8384 <adc_init+0x4a4>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Store the selected reference for later use */
	module_inst->reference = config->reference;
    7f2c:	787b      	ldrb	r3, [r7, #1]
    7f2e:	712b      	strb	r3, [r5, #4]

	/* Make sure the voltage reference is enabled if requested by the config */
	if (module_inst->reference == ADC_REFERENCE_INTREF) {
    7f30:	2b00      	cmp	r3, #0
    7f32:	d104      	bne.n	7f3e <adc_init+0x5e>
	switch (vref) {
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SUPC->VREF.reg |= SUPC_VREF_TSEN;
			break;
		case SYSTEM_VOLTAGE_REFERENCE_OUTPUT:
			SUPC->VREF.reg |= SUPC_VREF_VREFOE;
    7f34:	4ab9      	ldr	r2, [pc, #740]	; (821c <adc_init+0x33c>)
    7f36:	69d1      	ldr	r1, [r2, #28]
    7f38:	3304      	adds	r3, #4
    7f3a:	430b      	orrs	r3, r1
    7f3c:	61d3      	str	r3, [r2, #28]
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;

	/* Get the hardware module pointer */
	Adc *const adc_module = module_inst->hw;
    7f3e:	682b      	ldr	r3, [r5, #0]
    7f40:	469a      	mov	sl, r3

	/* Configure GCLK channel and enable clock */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    7f42:	783b      	ldrb	r3, [r7, #0]
    7f44:	aa02      	add	r2, sp, #8
    7f46:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
    7f48:	4bb5      	ldr	r3, [pc, #724]	; (8220 <adc_init+0x340>)
    7f4a:	5d1e      	ldrb	r6, [r3, r4]
    7f4c:	0011      	movs	r1, r2
    7f4e:	0030      	movs	r0, r6
    7f50:	4bb4      	ldr	r3, [pc, #720]	; (8224 <adc_init+0x344>)
    7f52:	4798      	blx	r3
	system_gclk_chan_enable(_adc_gclk_ids[index]);
    7f54:	0030      	movs	r0, r6
    7f56:	4bb4      	ldr	r3, [pc, #720]	; (8228 <adc_init+0x348>)
    7f58:	4798      	blx	r3

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
    7f5a:	793b      	ldrb	r3, [r7, #4]
    7f5c:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    7f5e:	ae04      	add	r6, sp, #16
    7f60:	4bb2      	ldr	r3, [pc, #712]	; (822c <adc_init+0x34c>)
    7f62:	469c      	mov	ip, r3
    7f64:	001a      	movs	r2, r3
    7f66:	3208      	adds	r2, #8
    7f68:	0031      	movs	r1, r6
    7f6a:	ca49      	ldmia	r2!, {r0, r3, r6}
    7f6c:	c149      	stmia	r1!, {r0, r3, r6}
    7f6e:	ca49      	ldmia	r2!, {r0, r3, r6}
    7f70:	c149      	stmia	r1!, {r0, r3, r6}
    7f72:	ca49      	ldmia	r2!, {r0, r3, r6}
    7f74:	c149      	stmia	r1!, {r0, r3, r6}
    7f76:	ca49      	ldmia	r2!, {r0, r3, r6}
    7f78:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    7f7a:	a910      	add	r1, sp, #64	; 0x40
    7f7c:	4663      	mov	r3, ip
    7f7e:	3338      	adds	r3, #56	; 0x38
    7f80:	000a      	movs	r2, r1
    7f82:	cb43      	ldmia	r3!, {r0, r1, r6}
    7f84:	c243      	stmia	r2!, {r0, r1, r6}
    7f86:	cb43      	ldmia	r3!, {r0, r1, r6}
    7f88:	c243      	stmia	r2!, {r0, r1, r6}
    7f8a:	cb43      	ldmia	r3!, {r0, r1, r6}
    7f8c:	c243      	stmia	r2!, {r0, r1, r6}
    7f8e:	cb43      	ldmia	r3!, {r0, r1, r6}
    7f90:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7f92:	9b00      	ldr	r3, [sp, #0]
    7f94:	2b00      	cmp	r3, #0
    7f96:	d003      	beq.n	7fa0 <adc_init+0xc0>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    7f98:	a910      	add	r1, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    7f9a:	2b01      	cmp	r3, #1
    7f9c:	d003      	beq.n	7fa6 <adc_init+0xc6>
    7f9e:	e001      	b.n	7fa4 <adc_init+0xc4>
	case 0:
		pinmapping = pinmapping0;
    7fa0:	a904      	add	r1, sp, #16
    7fa2:	e000      	b.n	7fa6 <adc_init+0xc6>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    7fa4:	2100      	movs	r1, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    7fa6:	00a3      	lsls	r3, r4, #2
    7fa8:	4aa1      	ldr	r2, [pc, #644]	; (8230 <adc_init+0x350>)
    7faa:	589b      	ldr	r3, [r3, r2]
    7fac:	4699      	mov	r9, r3
    7fae:	4598      	cmp	r8, r3
    7fb0:	d80c      	bhi.n	7fcc <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    7fb2:	4643      	mov	r3, r8
    7fb4:	0098      	lsls	r0, r3, #2
    7fb6:	5840      	ldr	r0, [r0, r1]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    7fb8:	a903      	add	r1, sp, #12
    7fba:	2300      	movs	r3, #0
    7fbc:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    7fbe:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    7fc0:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    7fc2:	3301      	adds	r3, #1
    7fc4:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    7fc6:	b2c0      	uxtb	r0, r0
    7fc8:	4b9a      	ldr	r3, [pc, #616]	; (8234 <adc_init+0x354>)
    7fca:	4798      	blx	r3
	system_gclk_chan_set_config(_adc_gclk_ids[index], &gclk_chan_conf);
	system_gclk_chan_enable(_adc_gclk_ids[index]);

	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);
    7fcc:	88fb      	ldrh	r3, [r7, #6]
    7fce:	4698      	mov	r8, r3
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    7fd0:	ae04      	add	r6, sp, #16
    7fd2:	4b96      	ldr	r3, [pc, #600]	; (822c <adc_init+0x34c>)
    7fd4:	469c      	mov	ip, r3
    7fd6:	001a      	movs	r2, r3
    7fd8:	3208      	adds	r2, #8
    7fda:	0031      	movs	r1, r6
    7fdc:	ca49      	ldmia	r2!, {r0, r3, r6}
    7fde:	c149      	stmia	r1!, {r0, r3, r6}
    7fe0:	ca49      	ldmia	r2!, {r0, r3, r6}
    7fe2:	c149      	stmia	r1!, {r0, r3, r6}
    7fe4:	ca49      	ldmia	r2!, {r0, r3, r6}
    7fe6:	c149      	stmia	r1!, {r0, r3, r6}
    7fe8:	ca49      	ldmia	r2!, {r0, r3, r6}
    7fea:	c149      	stmia	r1!, {r0, r3, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    7fec:	a910      	add	r1, sp, #64	; 0x40
    7fee:	4663      	mov	r3, ip
    7ff0:	3338      	adds	r3, #56	; 0x38
    7ff2:	000a      	movs	r2, r1
    7ff4:	cb43      	ldmia	r3!, {r0, r1, r6}
    7ff6:	c243      	stmia	r2!, {r0, r1, r6}
    7ff8:	cb43      	ldmia	r3!, {r0, r1, r6}
    7ffa:	c243      	stmia	r2!, {r0, r1, r6}
    7ffc:	cb43      	ldmia	r3!, {r0, r1, r6}
    7ffe:	c243      	stmia	r2!, {r0, r1, r6}
    8000:	cb43      	ldmia	r3!, {r0, r1, r6}
    8002:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8004:	9a00      	ldr	r2, [sp, #0]
    8006:	2a00      	cmp	r2, #0
    8008:	d003      	beq.n	8012 <adc_init+0x132>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    800a:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    800c:	2a01      	cmp	r2, #1
    800e:	d003      	beq.n	8018 <adc_init+0x138>
    8010:	e001      	b.n	8016 <adc_init+0x136>
	case 0:
		pinmapping = pinmapping0;
    8012:	ab04      	add	r3, sp, #16
    8014:	e000      	b.n	8018 <adc_init+0x138>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8016:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    8018:	45c8      	cmp	r8, r9
    801a:	d900      	bls.n	801e <adc_init+0x13e>
    801c:	e1ac      	b.n	8378 <adc_init+0x498>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    801e:	4642      	mov	r2, r8
    8020:	0090      	lsls	r0, r2, #2
    8022:	58c0      	ldr	r0, [r0, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8024:	a903      	add	r1, sp, #12
    8026:	2300      	movs	r3, #0
    8028:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    802a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    802c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    802e:	3301      	adds	r3, #1
    8030:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    8032:	b2c0      	uxtb	r0, r0
    8034:	4b7f      	ldr	r3, [pc, #508]	; (8234 <adc_init+0x354>)
    8036:	4798      	blx	r3
    8038:	e19e      	b.n	8378 <adc_init+0x498>
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    803a:	465b      	mov	r3, fp
    803c:	4642      	mov	r2, r8
    803e:	4093      	lsls	r3, r2
    8040:	693a      	ldr	r2, [r7, #16]
    8042:	421a      	tst	r2, r3
    8044:	d030      	beq.n	80a8 <adc_init+0x1c8>
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
	const uint32_t pinmapping0[] = {
    8046:	a804      	add	r0, sp, #16
    8048:	4b78      	ldr	r3, [pc, #480]	; (822c <adc_init+0x34c>)
    804a:	3308      	adds	r3, #8
    804c:	0002      	movs	r2, r0
    804e:	cb43      	ldmia	r3!, {r0, r1, r6}
    8050:	c243      	stmia	r2!, {r0, r1, r6}
    8052:	cb43      	ldmia	r3!, {r0, r1, r6}
    8054:	c243      	stmia	r2!, {r0, r1, r6}
    8056:	cb43      	ldmia	r3!, {r0, r1, r6}
    8058:	c243      	stmia	r2!, {r0, r1, r6}
    805a:	cb43      	ldmia	r3!, {r0, r1, r6}
    805c:	c243      	stmia	r2!, {r0, r1, r6}
			PIN_PA10B_ADC0_AIN10, PIN_PA11B_ADC0_AIN11,
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
		};
	const uint32_t pinmapping1[] = {
    805e:	a810      	add	r0, sp, #64	; 0x40
    8060:	4b72      	ldr	r3, [pc, #456]	; (822c <adc_init+0x34c>)
    8062:	3338      	adds	r3, #56	; 0x38
    8064:	0002      	movs	r2, r0
    8066:	cb43      	ldmia	r3!, {r0, r1, r6}
    8068:	c243      	stmia	r2!, {r0, r1, r6}
    806a:	cb43      	ldmia	r3!, {r0, r1, r6}
    806c:	c243      	stmia	r2!, {r0, r1, r6}
    806e:	cb43      	ldmia	r3!, {r0, r1, r6}
    8070:	c243      	stmia	r2!, {r0, r1, r6}
    8072:	cb43      	ldmia	r3!, {r0, r1, r6}
    8074:	c243      	stmia	r2!, {r0, r1, r6}
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    8076:	9a00      	ldr	r2, [sp, #0]
    8078:	2a00      	cmp	r2, #0
    807a:	d003      	beq.n	8084 <adc_init+0x1a4>
	case 0:
		pinmapping = pinmapping0;
		break;
	case 1:
		pinmapping = pinmapping1;
    807c:	ab10      	add	r3, sp, #64	; 0x40
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};

	switch(index) {
    807e:	2a01      	cmp	r2, #1
    8080:	d003      	beq.n	808a <adc_init+0x1aa>
    8082:	e001      	b.n	8088 <adc_init+0x1a8>
	case 0:
		pinmapping = pinmapping0;
    8084:	ab04      	add	r3, sp, #16
    8086:	e000      	b.n	808a <adc_init+0x1aa>
#   else
#       error ADC pin mappings are not defined for this device.
#   endif
	};
#elif (SAMC21)
	const uint32_t *pinmapping = NULL;;
    8088:	2300      	movs	r3, #0
	Assert(pinmapping);
#endif

	uint32_t pin_map_result = PIN_INVALID_ADC_AIN;

	if (pin <= _adc_extchannel_msb[index]) {
    808a:	9a01      	ldr	r2, [sp, #4]
    808c:	454a      	cmp	r2, r9
    808e:	d80b      	bhi.n	80a8 <adc_init+0x1c8>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
    8090:	0091      	lsls	r1, r2, #2
    8092:	58c8      	ldr	r0, [r1, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8094:	a903      	add	r1, sp, #12
    8096:	2300      	movs	r3, #0
    8098:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    809a:	70cb      	strb	r3, [r1, #3]

		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);

		/* Analog functions are all on MUX setting B */
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
    809c:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
    809e:	465b      	mov	r3, fp
    80a0:	700b      	strb	r3, [r1, #0]

		system_pinmux_pin_set_config(pin_map_result, &config);
    80a2:	b2c0      	uxtb	r0, r0
    80a4:	4b63      	ldr	r3, [pc, #396]	; (8234 <adc_init+0x354>)
    80a6:	4798      	blx	r3
	/* Setup pinmuxing for analog inputs */
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
    80a8:	4646      	mov	r6, r8
    80aa:	3601      	adds	r6, #1
    80ac:	b2f3      	uxtb	r3, r6
    80ae:	4698      	mov	r8, r3
    80b0:	9301      	str	r3, [sp, #4]
    80b2:	454b      	cmp	r3, r9
    80b4:	d9c1      	bls.n	803a <adc_init+0x15a>
			_adc_configure_ain_pin(index, i);
		}
	}

	/* Configure run in standby and on demand */
	adc_module->CTRLA.reg = ((config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos)
    80b6:	7b7b      	ldrb	r3, [r7, #13]
    80b8:	019a      	lsls	r2, r3, #6
    80ba:	7bbb      	ldrb	r3, [r7, #14]
    80bc:	01db      	lsls	r3, r3, #7
    80be:	4313      	orrs	r3, r2
    80c0:	b2db      	uxtb	r3, r3
    80c2:	4652      	mov	r2, sl
    80c4:	7013      	strb	r3, [r2, #0]
						    | (config->on_demand << ADC_CTRLA_ONDEMAND_Pos)) ;

	/* Configure reference */
	adc_module->REFCTRL.reg =
    80c6:	7d3b      	ldrb	r3, [r7, #20]
    80c8:	01db      	lsls	r3, r3, #7
    80ca:	787a      	ldrb	r2, [r7, #1]
    80cc:	4313      	orrs	r3, r2
    80ce:	b2db      	uxtb	r3, r3
    80d0:	4652      	mov	r2, sl
    80d2:	7093      	strb	r3, [r2, #2]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos)
			| (config->reference);

	/* Set adjusting result and number of samples */
	switch (config->resolution) {
    80d4:	78fb      	ldrb	r3, [r7, #3]
    80d6:	2b34      	cmp	r3, #52	; 0x34
    80d8:	d900      	bls.n	80dc <adc_init+0x1fc>
    80da:	e14b      	b.n	8374 <adc_init+0x494>
    80dc:	009b      	lsls	r3, r3, #2
    80de:	4a56      	ldr	r2, [pc, #344]	; (8238 <adc_init+0x358>)
    80e0:	58d3      	ldr	r3, [r2, r3]
    80e2:	469f      	mov	pc, r3
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
    80e4:	2004      	movs	r0, #4
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    80e6:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_14BIT:
		/* Increase resolution by 2 bit */
		adjres = ADC_DIVIDE_RESULT_4;
    80e8:	2202      	movs	r2, #2
    80ea:	e01a      	b.n	8122 <adc_init+0x242>

	/* Set adjusting result and number of samples */
	switch (config->resolution) {

	case ADC_RESOLUTION_CUSTOM:
		adjres = config->divide_result;
    80ec:	7a7a      	ldrb	r2, [r7, #9]
		accumulate = config->accumulate_samples;
    80ee:	7a38      	ldrb	r0, [r7, #8]
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    80f0:	2110      	movs	r1, #16
    80f2:	e016      	b.n	8122 <adc_init+0x242>
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
    80f4:	2006      	movs	r0, #6
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    80f6:	2110      	movs	r1, #16
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_15BIT:
		/* Increase resolution by 3 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    80f8:	2201      	movs	r2, #1
    80fa:	e012      	b.n	8122 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
    80fc:	2008      	movs	r0, #8
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    80fe:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_16BIT:
		/* Increase resolution by 4 bit */
		adjres = ADC_DIVIDE_RESULT_DISABLE;
    8100:	2200      	movs	r2, #0
    8102:	e00e      	b.n	8122 <adc_init+0x242>
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8104:	2000      	movs	r0, #0
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
		break;
	case ADC_RESOLUTION_8BIT:
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
    8106:	2130      	movs	r1, #48	; 0x30
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8108:	2200      	movs	r2, #0
    810a:	e00a      	b.n	8122 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    810c:	2000      	movs	r0, #0
		/* 8-bit result register */
		resolution = ADC_RESOLUTION_8BIT;
		break;
	case ADC_RESOLUTION_10BIT:
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
    810e:	2120      	movs	r1, #32
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8110:	2200      	movs	r2, #0
    8112:	e006      	b.n	8122 <adc_init+0x242>
	uint32_t resolution = ADC_RESOLUTION_16BIT;
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
    8114:	2000      	movs	r0, #0
		/* 10-bit result register */
		resolution = ADC_RESOLUTION_10BIT;
		break;
	case ADC_RESOLUTION_12BIT:
		/* 12-bit result register */
		resolution = ADC_RESOLUTION_12BIT;
    8116:	2100      	movs	r1, #0
static enum status_code _adc_set_config(
		uint8_t index,
		struct adc_module *const module_inst,
		struct adc_config *const config)
{
	uint8_t adjres = 0;
    8118:	2200      	movs	r2, #0
    811a:	e002      	b.n	8122 <adc_init+0x242>
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
    811c:	2002      	movs	r0, #2
		/* 16-bit result register */
		resolution = ADC_RESOLUTION_16BIT;
    811e:	2110      	movs	r1, #16
		resolution = ADC_RESOLUTION_16BIT;
		break;

	case ADC_RESOLUTION_13BIT:
		/* Increase resolution by 1 bit */
		adjres = ADC_DIVIDE_RESULT_2;
    8120:	2201      	movs	r2, #1
	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
	}

	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
    8122:	0112      	lsls	r2, r2, #4
    8124:	2370      	movs	r3, #112	; 0x70
    8126:	4013      	ands	r3, r2
    8128:	4303      	orrs	r3, r0
    812a:	4652      	mov	r2, sl
    812c:	7313      	strb	r3, [r2, #12]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    812e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8130:	8c13      	ldrh	r3, [r2, #32]
    8132:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    8134:	2b00      	cmp	r3, #0
    8136:	d1fb      	bne.n	8130 <adc_init+0x250>
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    8138:	7d7b      	ldrb	r3, [r7, #21]
		return STATUS_ERR_INVALID_ARG;
    813a:	2017      	movs	r0, #23
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Check validity of sample length value */
	if (config->sample_length > 63) {
    813c:	2b3f      	cmp	r3, #63	; 0x3f
    813e:	d900      	bls.n	8142 <adc_init+0x262>
    8140:	e120      	b.n	8384 <adc_init+0x4a4>
		return STATUS_ERR_INVALID_ARG;
	} else {
		/* Configure sample length */
		adc_module->SAMPCTRL.reg =
    8142:	7bfa      	ldrb	r2, [r7, #15]
    8144:	01d2      	lsls	r2, r2, #7
    8146:	4313      	orrs	r3, r2
    8148:	b2db      	uxtb	r3, r3
    814a:	4652      	mov	r2, sl
    814c:	7353      	strb	r3, [r2, #13]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    814e:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    8150:	8c13      	ldrh	r3, [r2, #32]
    8152:	b29b      	uxth	r3, r3
				(config->sample_length << ADC_SAMPCTRL_SAMPLEN_Pos)
				| (config->sampling_time_compensation_enable << ADC_SAMPCTRL_OFFCOMP_Pos);
	}

	while (adc_is_syncing(module_inst)) {
    8154:	2b00      	cmp	r3, #0
    8156:	d1fb      	bne.n	8150 <adc_init+0x270>
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
    8158:	78bb      	ldrb	r3, [r7, #2]
	while (adc_is_syncing(module_inst)) {
		/* Wait for synchronization */
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
    815a:	4652      	mov	r2, sl
    815c:	7053      	strb	r3, [r2, #1]
			config->clock_prescaler;
	adc_module->CTRLC.reg =
			resolution |
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
    815e:	2324      	movs	r3, #36	; 0x24
	}

	/* Configure CTRLB */
	adc_module->CTRLB.reg =
			config->clock_prescaler;
	adc_module->CTRLC.reg =
    8160:	5cfa      	ldrb	r2, [r7, r3]
    8162:	00d2      	lsls	r2, r2, #3
    8164:	7b3b      	ldrb	r3, [r7, #12]
    8166:	009b      	lsls	r3, r3, #2
    8168:	4313      	orrs	r3, r2
    816a:	7afa      	ldrb	r2, [r7, #11]
    816c:	431a      	orrs	r2, r3
    816e:	7abb      	ldrb	r3, [r7, #10]
    8170:	005b      	lsls	r3, r3, #1
    8172:	4313      	orrs	r3, r2
    8174:	430b      	orrs	r3, r1
    8176:	4652      	mov	r2, sl
    8178:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    817a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    817c:	8c13      	ldrh	r3, [r2, #32]
    817e:	b29b      	uxth	r3, r3
			(config->correction.correction_enable << ADC_CTRLC_CORREN_Pos) |
			(config->freerunning << ADC_CTRLC_FREERUN_Pos) |
			(config->left_adjust << ADC_CTRLC_LEFTADJ_Pos) |
			(config->differential_mode << ADC_CTRLC_DIFFMODE_Pos);

	while (adc_is_syncing(module_inst)) {
    8180:	2b00      	cmp	r3, #0
    8182:	d1fb      	bne.n	817c <adc_init+0x29c>
		/* Wait for synchronization */
	}

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
    8184:	8b3b      	ldrh	r3, [r7, #24]
    8186:	2b00      	cmp	r3, #0
    8188:	d100      	bne.n	818c <adc_init+0x2ac>
    818a:	e091      	b.n	82b0 <adc_init+0x3d0>
		switch (resolution) {
    818c:	2910      	cmp	r1, #16
    818e:	d075      	beq.n	827c <adc_init+0x39c>
    8190:	d802      	bhi.n	8198 <adc_init+0x2b8>
    8192:	2900      	cmp	r1, #0
    8194:	d054      	beq.n	8240 <adc_init+0x360>
    8196:	e08b      	b.n	82b0 <adc_init+0x3d0>
    8198:	2920      	cmp	r1, #32
    819a:	d01a      	beq.n	81d2 <adc_init+0x2f2>
    819c:	2930      	cmp	r1, #48	; 0x30
    819e:	d000      	beq.n	81a2 <adc_init+0x2c2>
    81a0:	e086      	b.n	82b0 <adc_init+0x3d0>
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    81a2:	7afa      	ldrb	r2, [r7, #11]
    81a4:	2a00      	cmp	r2, #0
    81a6:	d00a      	beq.n	81be <adc_init+0x2de>
    81a8:	69fa      	ldr	r2, [r7, #28]
    81aa:	3280      	adds	r2, #128	; 0x80
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    81ac:	2017      	movs	r0, #23

	/* Check validity of window thresholds */
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
		switch (resolution) {
		case ADC_RESOLUTION_8BIT:
			if (config->differential_mode &&
    81ae:	2aff      	cmp	r2, #255	; 0xff
    81b0:	d900      	bls.n	81b4 <adc_init+0x2d4>
    81b2:	e0e7      	b.n	8384 <adc_init+0x4a4>
					(config->window.window_lower_value > 127 ||
					config->window.window_lower_value < -128 ||
    81b4:	6a3a      	ldr	r2, [r7, #32]
    81b6:	3280      	adds	r2, #128	; 0x80
    81b8:	2aff      	cmp	r2, #255	; 0xff
    81ba:	d900      	bls.n	81be <adc_init+0x2de>
    81bc:	e0e2      	b.n	8384 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
					config->window.window_upper_value > 255){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    81be:	2017      	movs	r0, #23
					config->window.window_lower_value < -128 ||
					config->window.window_upper_value > 127 ||
					config->window.window_upper_value < -128)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 255 ||
    81c0:	69fa      	ldr	r2, [r7, #28]
    81c2:	2aff      	cmp	r2, #255	; 0xff
    81c4:	dd00      	ble.n	81c8 <adc_init+0x2e8>
    81c6:	e0dd      	b.n	8384 <adc_init+0x4a4>
    81c8:	6a3a      	ldr	r2, [r7, #32]
    81ca:	2aff      	cmp	r2, #255	; 0xff
    81cc:	dd00      	ble.n	81d0 <adc_init+0x2f0>
    81ce:	e0d9      	b.n	8384 <adc_init+0x4a4>
    81d0:	e06e      	b.n	82b0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    81d2:	7afa      	ldrb	r2, [r7, #11]
    81d4:	2a00      	cmp	r2, #0
    81d6:	d00f      	beq.n	81f8 <adc_init+0x318>
    81d8:	69fa      	ldr	r2, [r7, #28]
    81da:	2180      	movs	r1, #128	; 0x80
    81dc:	0089      	lsls	r1, r1, #2
    81de:	468c      	mov	ip, r1
    81e0:	4462      	add	r2, ip
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    81e2:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_10BIT:
			if (config->differential_mode &&
    81e4:	4915      	ldr	r1, [pc, #84]	; (823c <adc_init+0x35c>)
    81e6:	428a      	cmp	r2, r1
    81e8:	d900      	bls.n	81ec <adc_init+0x30c>
    81ea:	e0cb      	b.n	8384 <adc_init+0x4a4>
					(config->window.window_lower_value > 511 ||
					config->window.window_lower_value < -512 ||
    81ec:	6a3a      	ldr	r2, [r7, #32]
    81ee:	4462      	add	r2, ip
    81f0:	4912      	ldr	r1, [pc, #72]	; (823c <adc_init+0x35c>)
    81f2:	428a      	cmp	r2, r1
    81f4:	d900      	bls.n	81f8 <adc_init+0x318>
    81f6:	e0c5      	b.n	8384 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
					config->window.window_upper_value > 1023){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    81f8:	2017      	movs	r0, #23
					config->window.window_lower_value < -512 ||
					config->window.window_upper_value > 511 ||
					config->window.window_upper_value < -512)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 1023 ||
    81fa:	4a10      	ldr	r2, [pc, #64]	; (823c <adc_init+0x35c>)
    81fc:	69f9      	ldr	r1, [r7, #28]
    81fe:	4291      	cmp	r1, r2
    8200:	dd00      	ble.n	8204 <adc_init+0x324>
    8202:	e0bf      	b.n	8384 <adc_init+0x4a4>
    8204:	6a39      	ldr	r1, [r7, #32]
    8206:	4291      	cmp	r1, r2
    8208:	dd00      	ble.n	820c <adc_init+0x32c>
    820a:	e0bb      	b.n	8384 <adc_init+0x4a4>
    820c:	e050      	b.n	82b0 <adc_init+0x3d0>
    820e:	46c0      	nop			; (mov r8, r8)
    8210:	00007e71 	.word	0x00007e71
    8214:	40000800 	.word	0x40000800
    8218:	0000a788 	.word	0x0000a788
    821c:	40001800 	.word	0x40001800
    8220:	0000a794 	.word	0x0000a794
    8224:	00009c31 	.word	0x00009c31
    8228:	00009bc1 	.word	0x00009bc1
    822c:	0000a71c 	.word	0x0000a71c
    8230:	0000a798 	.word	0x0000a798
    8234:	00009d2d 	.word	0x00009d2d
    8238:	0000a648 	.word	0x0000a648
    823c:	000003ff 	.word	0x000003ff
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    8240:	7afa      	ldrb	r2, [r7, #11]
    8242:	2a00      	cmp	r2, #0
    8244:	d00f      	beq.n	8266 <adc_init+0x386>
    8246:	69fa      	ldr	r2, [r7, #28]
    8248:	2180      	movs	r1, #128	; 0x80
    824a:	0109      	lsls	r1, r1, #4
    824c:	468c      	mov	ip, r1
    824e:	4462      	add	r2, ip
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8250:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_12BIT:
			if (config->differential_mode &&
    8252:	4950      	ldr	r1, [pc, #320]	; (8394 <adc_init+0x4b4>)
    8254:	428a      	cmp	r2, r1
    8256:	d900      	bls.n	825a <adc_init+0x37a>
    8258:	e094      	b.n	8384 <adc_init+0x4a4>
					(config->window.window_lower_value > 2047 ||
					config->window.window_lower_value < -2048 ||
    825a:	6a3a      	ldr	r2, [r7, #32]
    825c:	4462      	add	r2, ip
    825e:	494d      	ldr	r1, [pc, #308]	; (8394 <adc_init+0x4b4>)
    8260:	428a      	cmp	r2, r1
    8262:	d900      	bls.n	8266 <adc_init+0x386>
    8264:	e08e      	b.n	8384 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
					config->window.window_upper_value > 4095){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    8266:	2017      	movs	r0, #23
					config->window.window_lower_value < -2048 ||
					config->window.window_upper_value > 2047 ||
					config->window.window_upper_value < -2048)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 4095 ||
    8268:	4a4a      	ldr	r2, [pc, #296]	; (8394 <adc_init+0x4b4>)
    826a:	69f9      	ldr	r1, [r7, #28]
    826c:	4291      	cmp	r1, r2
    826e:	dd00      	ble.n	8272 <adc_init+0x392>
    8270:	e088      	b.n	8384 <adc_init+0x4a4>
    8272:	6a39      	ldr	r1, [r7, #32]
    8274:	4291      	cmp	r1, r2
    8276:	dd00      	ble.n	827a <adc_init+0x39a>
    8278:	e084      	b.n	8384 <adc_init+0x4a4>
    827a:	e019      	b.n	82b0 <adc_init+0x3d0>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    827c:	7afa      	ldrb	r2, [r7, #11]
    827e:	2a00      	cmp	r2, #0
    8280:	d00e      	beq.n	82a0 <adc_init+0x3c0>
    8282:	69fa      	ldr	r2, [r7, #28]
    8284:	2180      	movs	r1, #128	; 0x80
    8286:	0209      	lsls	r1, r1, #8
    8288:	468c      	mov	ip, r1
    828a:	4462      	add	r2, ip
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    828c:	2017      	movs	r0, #23
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			}
			break;
		case ADC_RESOLUTION_16BIT:
			if (config->differential_mode &&
    828e:	4942      	ldr	r1, [pc, #264]	; (8398 <adc_init+0x4b8>)
    8290:	428a      	cmp	r2, r1
    8292:	d900      	bls.n	8296 <adc_init+0x3b6>
    8294:	e076      	b.n	8384 <adc_init+0x4a4>
					(config->window.window_lower_value > 32767 ||
					config->window.window_lower_value < -32768 ||
    8296:	6a3a      	ldr	r2, [r7, #32]
    8298:	4462      	add	r2, ip
    829a:	493f      	ldr	r1, [pc, #252]	; (8398 <adc_init+0x4b8>)
    829c:	428a      	cmp	r2, r1
    829e:	d871      	bhi.n	8384 <adc_init+0x4a4>
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
					config->window.window_upper_value > 65535){
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
    82a0:	2017      	movs	r0, #23
					config->window.window_lower_value < -32768 ||
					config->window.window_upper_value > 32767 ||
					config->window.window_upper_value < -32768)) {
				/* Invalid value */
				return STATUS_ERR_INVALID_ARG;
			} else if (config->window.window_lower_value > 65535 ||
    82a2:	4a3d      	ldr	r2, [pc, #244]	; (8398 <adc_init+0x4b8>)
    82a4:	69f9      	ldr	r1, [r7, #28]
    82a6:	4291      	cmp	r1, r2
    82a8:	dc6c      	bgt.n	8384 <adc_init+0x4a4>
    82aa:	6a39      	ldr	r1, [r7, #32]
    82ac:	4291      	cmp	r1, r2
    82ae:	dc69      	bgt.n	8384 <adc_init+0x4a4>
			break;
		}
	}

	/* Configure window mode */
	adc_module->CTRLC.reg |= config->window.window_mode;
    82b0:	4652      	mov	r2, sl
    82b2:	8952      	ldrh	r2, [r2, #10]
    82b4:	4313      	orrs	r3, r2
    82b6:	4652      	mov	r2, sl
    82b8:	8153      	strh	r3, [r2, #10]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    82ba:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    82bc:	8c13      	ldrh	r3, [r2, #32]
    82be:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
    82c0:	2b00      	cmp	r3, #0
    82c2:	d1fb      	bne.n	82bc <adc_init+0x3dc>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINLT.reg =
    82c4:	8bbb      	ldrh	r3, [r7, #28]
    82c6:	4652      	mov	r2, sl
    82c8:	81d3      	strh	r3, [r2, #14]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    82ca:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    82cc:	8c13      	ldrh	r3, [r2, #32]
    82ce:	b29b      	uxth	r3, r3
			config->window.window_lower_value << ADC_WINLT_WINLT_Pos;

	while (adc_is_syncing(module_inst)) {
    82d0:	2b00      	cmp	r3, #0
    82d2:	d1fb      	bne.n	82cc <adc_init+0x3ec>
		/* Wait for synchronization */
	}

	/* Configure lower threshold */
	adc_module->WINUT.reg = config->window.window_upper_value <<
    82d4:	8c3b      	ldrh	r3, [r7, #32]
    82d6:	4652      	mov	r2, sl
    82d8:	8213      	strh	r3, [r2, #16]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    82da:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    82dc:	8c13      	ldrh	r3, [r2, #32]
    82de:	b29b      	uxth	r3, r3
			ADC_WINUT_WINUT_Pos;

	while (adc_is_syncing(module_inst)) {
    82e0:	2b00      	cmp	r3, #0
    82e2:	d1fb      	bne.n	82dc <adc_init+0x3fc>
		/* Wait for synchronization */
	}

	/* Configure pin scan mode and positive and negative input pins */
	adc_module->INPUTCTRL.reg =
    82e4:	793a      	ldrb	r2, [r7, #4]
    82e6:	88fb      	ldrh	r3, [r7, #6]
    82e8:	4313      	orrs	r3, r2
    82ea:	4652      	mov	r2, sl
    82ec:	8113      	strh	r3, [r2, #8]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    82ee:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    82f0:	8c13      	ldrh	r3, [r2, #32]
    82f2:	b29b      	uxth	r3, r3
			config->negative_input |
			config->positive_input;

	while (adc_is_syncing(module_inst)) {
    82f4:	2b00      	cmp	r3, #0
    82f6:	d1fb      	bne.n	82f0 <adc_init+0x410>
		/* Wait for synchronization */
	}

	/* Configure events */
	adc_module->EVCTRL.reg = config->event_action;
    82f8:	332a      	adds	r3, #42	; 0x2a
    82fa:	5cfb      	ldrb	r3, [r7, r3]
    82fc:	4652      	mov	r2, sl
    82fe:	70d3      	strb	r3, [r2, #3]

	/* Disable all interrupts */
	adc_module->INTENCLR.reg =
    8300:	2307      	movs	r3, #7
    8302:	7113      	strb	r3, [r2, #4]
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
    8304:	331d      	adds	r3, #29
    8306:	5cfb      	ldrb	r3, [r7, r3]
    8308:	2b00      	cmp	r3, #0
    830a:	d01b      	beq.n	8344 <adc_init+0x464>
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    830c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
			return STATUS_ERR_INVALID_ARG;
    830e:	2017      	movs	r0, #23
			(1 << ADC_INTENCLR_WINMON_Pos) |(1 << ADC_INTENCLR_OVERRUN_Pos)
			| (1 << ADC_INTENCLR_RESRDY_Pos);

	if (config->correction.correction_enable){
		/* Make sure gain_correction value is valid */
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
    8310:	4a20      	ldr	r2, [pc, #128]	; (8394 <adc_init+0x4b4>)
    8312:	4293      	cmp	r3, r2
    8314:	d836      	bhi.n	8384 <adc_init+0x4a4>
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set gain correction value */
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
    8316:	4652      	mov	r2, sl
    8318:	8253      	strh	r3, [r2, #18]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    831a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    831c:	8c13      	ldrh	r3, [r2, #32]
    831e:	b29b      	uxth	r3, r3
					ADC_GAINCORR_GAINCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8320:	2b00      	cmp	r3, #0
    8322:	d1fb      	bne.n	831c <adc_init+0x43c>
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8324:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
    8326:	2380      	movs	r3, #128	; 0x80
    8328:	011b      	lsls	r3, r3, #4
    832a:	18d3      	adds	r3, r2, r3
    832c:	b29b      	uxth	r3, r3
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
    832e:	2017      	movs	r0, #23
		while (adc_is_syncing(module_inst)) {
			/* Wait for synchronization */
		}

		/* Make sure offset correction value is valid */
		if (config->correction.offset_correction > 2047 ||
    8330:	4918      	ldr	r1, [pc, #96]	; (8394 <adc_init+0x4b4>)
    8332:	428b      	cmp	r3, r1
    8334:	d826      	bhi.n	8384 <adc_init+0x4a4>
				config->correction.offset_correction < -2048) {
			return STATUS_ERR_INVALID_ARG;
		} else {
			/* Set offset correction value */
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
    8336:	4653      	mov	r3, sl
    8338:	829a      	strh	r2, [r3, #20]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
    833a:	682a      	ldr	r2, [r5, #0]

	if (adc_module->SYNCBUSY.reg) {
    833c:	8c13      	ldrh	r3, [r2, #32]
    833e:	b29b      	uxth	r3, r3
					ADC_OFFSETCORR_OFFSETCORR_Pos;
		}

		while (adc_is_syncing(module_inst)) {
    8340:	2b00      	cmp	r3, #0
    8342:	d1fb      	bne.n	833c <adc_init+0x45c>
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
			ADC_CALIB_BIASREFBUF(
    8344:	00a2      	lsls	r2, r4, #2
    8346:	4b15      	ldr	r3, [pc, #84]	; (839c <adc_init+0x4bc>)
    8348:	58d3      	ldr	r3, [r2, r3]
    834a:	4915      	ldr	r1, [pc, #84]	; (83a0 <adc_init+0x4c0>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    834c:	5d09      	ldrb	r1, [r1, r4]
    834e:	681b      	ldr	r3, [r3, #0]
    8350:	40cb      	lsrs	r3, r1
    8352:	021b      	lsls	r3, r3, #8
    8354:	21e0      	movs	r1, #224	; 0xe0
    8356:	00c9      	lsls	r1, r1, #3
    8358:	4019      	ands	r1, r3
			ADC_CALIB_BIASREFBUF(
				(*(uint32_t *)_adc_biasrefbuf_addr[index] >> _adc_biasrefbuf_pos[index])
			) |
			ADC_CALIB_BIASCOMP(
    835a:	4b12      	ldr	r3, [pc, #72]	; (83a4 <adc_init+0x4c4>)
    835c:	58d3      	ldr	r3, [r2, r3]
    835e:	4a12      	ldr	r2, [pc, #72]	; (83a8 <adc_init+0x4c8>)
			/* Wait for synchronization */
		}
	}

	/* Load in the fixed device ADC calibration constants */
	adc_module->CALIB.reg =
    8360:	5d12      	ldrb	r2, [r2, r4]
    8362:	681b      	ldr	r3, [r3, #0]
    8364:	40d3      	lsrs	r3, r2
    8366:	2207      	movs	r2, #7
    8368:	4013      	ands	r3, r2
    836a:	430b      	orrs	r3, r1
    836c:	4652      	mov	r2, sl
    836e:	8593      	strh	r3, [r2, #44]	; 0x2c
			) |
			ADC_CALIB_BIASCOMP(
				(*(uint32_t *)_adc_biascomp_addr[index] >> _adc_biascomp_pos[index])
			);

	return STATUS_OK;
    8370:	2000      	movs	r0, #0
    8372:	e007      	b.n	8384 <adc_init+0x4a4>
		resolution = ADC_RESOLUTION_12BIT;
		break;

	default:
		/* Unknown. Abort. */
		return STATUS_ERR_INVALID_ARG;
    8374:	2017      	movs	r0, #23
    8376:	e005      	b.n	8384 <adc_init+0x4a4>
    8378:	2300      	movs	r3, #0
    837a:	9301      	str	r3, [sp, #4]
    837c:	4698      	mov	r8, r3
	_adc_configure_ain_pin(index, config->positive_input);
	_adc_configure_ain_pin(index, config->negative_input);

	/* Set pinmux for positive input sequence*/
	for(uint8_t i=0;i <= _adc_extchannel_msb[index];i++){
		if(config->positive_input_sequence_mask_enable & (1 << i)){
    837e:	3301      	adds	r3, #1
    8380:	469b      	mov	fp, r3
    8382:	e65a      	b.n	803a <adc_init+0x15a>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(instance, module_inst, config);
}
    8384:	b01d      	add	sp, #116	; 0x74
    8386:	bc3c      	pop	{r2, r3, r4, r5}
    8388:	4690      	mov	r8, r2
    838a:	4699      	mov	r9, r3
    838c:	46a2      	mov	sl, r4
    838e:	46ab      	mov	fp, r5
    8390:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8392:	46c0      	nop			; (mov r8, r8)
    8394:	00000fff 	.word	0x00000fff
    8398:	0000ffff 	.word	0x0000ffff
    839c:	0000a7a8 	.word	0x0000a7a8
    83a0:	0000a784 	.word	0x0000a784
    83a4:	0000a7a0 	.word	0x0000a7a0
    83a8:	0000a790 	.word	0x0000a790

000083ac <_can_enable_peripheral_clock>:
	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
}

static void _can_enable_peripheral_clock(struct can_module *const module_inst)
{
	if (module_inst->hw == CAN0) {
    83ac:	6803      	ldr	r3, [r0, #0]
    83ae:	4a0a      	ldr	r2, [pc, #40]	; (83d8 <_can_enable_peripheral_clock+0x2c>)
    83b0:	4293      	cmp	r3, r2
    83b2:	d106      	bne.n	83c2 <_can_enable_peripheral_clock+0x16>
 * \param[in] ahb_mask  AHB clock mask to enable
 */
static inline void system_ahb_clock_set_mask(
		const uint32_t ahb_mask)
{
	MCLK->AHBMASK.reg |= ahb_mask;
    83b4:	4a09      	ldr	r2, [pc, #36]	; (83dc <_can_enable_peripheral_clock+0x30>)
    83b6:	6913      	ldr	r3, [r2, #16]
    83b8:	2180      	movs	r1, #128	; 0x80
    83ba:	0049      	lsls	r1, r1, #1
    83bc:	430b      	orrs	r3, r1
    83be:	6113      	str	r3, [r2, #16]
    83c0:	e008      	b.n	83d4 <_can_enable_peripheral_clock+0x28>
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN0);
	} else if (module_inst->hw == CAN1) {
    83c2:	4a07      	ldr	r2, [pc, #28]	; (83e0 <_can_enable_peripheral_clock+0x34>)
    83c4:	4293      	cmp	r3, r2
    83c6:	d105      	bne.n	83d4 <_can_enable_peripheral_clock+0x28>
    83c8:	4a04      	ldr	r2, [pc, #16]	; (83dc <_can_enable_peripheral_clock+0x30>)
    83ca:	6913      	ldr	r3, [r2, #16]
    83cc:	2180      	movs	r1, #128	; 0x80
    83ce:	0089      	lsls	r1, r1, #2
    83d0:	430b      	orrs	r3, r1
    83d2:	6113      	str	r3, [r2, #16]
		/* Turn on the digital interface clock. */
		system_ahb_clock_set_mask(MCLK_AHBMASK_CAN1);
	}
}
    83d4:	4770      	bx	lr
    83d6:	46c0      	nop			; (mov r8, r8)
    83d8:	42001c00 	.word	0x42001c00
    83dc:	40000800 	.word	0x40000800
    83e0:	42002000 	.word	0x42002000

000083e4 <can_init>:

void can_init(struct can_module *const module_inst, Can *hw,
		struct can_config *config)
{
    83e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    83e6:	000c      	movs	r4, r1
    83e8:	0015      	movs	r5, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
    83ea:	6001      	str	r1, [r0, #0]

	/* Enable peripheral clock */
	_can_enable_peripheral_clock(module_inst);
    83ec:	4ba6      	ldr	r3, [pc, #664]	; (8688 <can_init+0x2a4>)
    83ee:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    83f0:	4ba6      	ldr	r3, [pc, #664]	; (868c <can_init+0x2a8>)
    83f2:	2200      	movs	r2, #0
    83f4:	701a      	strb	r2, [r3, #0]

	/* Configure GCLK channel */
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->clock_source;
    83f6:	782a      	ldrb	r2, [r5, #0]
    83f8:	701a      	strb	r2, [r3, #0]

	if (hw == CAN0) {
    83fa:	4ba5      	ldr	r3, [pc, #660]	; (8690 <can_init+0x2ac>)
    83fc:	429c      	cmp	r4, r3
    83fe:	d13c      	bne.n	847a <can_init+0x96>
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
    8400:	49a2      	ldr	r1, [pc, #648]	; (868c <can_init+0x2a8>)
    8402:	201a      	movs	r0, #26
    8404:	4ba3      	ldr	r3, [pc, #652]	; (8694 <can_init+0x2b0>)
    8406:	4798      	blx	r3
		system_gclk_chan_enable(CAN0_GCLK_ID);
    8408:	201a      	movs	r0, #26
    840a:	4ba3      	ldr	r3, [pc, #652]	; (8698 <can_init+0x2b4>)
    840c:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    840e:	4ba0      	ldr	r3, [pc, #640]	; (8690 <can_init+0x2ac>)
    8410:	6999      	ldr	r1, [r3, #24]
    8412:	2202      	movs	r2, #2
    8414:	430a      	orrs	r2, r1
    8416:	619a      	str	r2, [r3, #24]
static struct can_extended_message_filter_element can1_rx_extended_filter[CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM];

static void _can_message_memory_init(Can *hw)
{
	if (hw == CAN0) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can0_rx_standard_filter) |
    8418:	4aa0      	ldr	r2, [pc, #640]	; (869c <can_init+0x2b8>)
    841a:	0412      	lsls	r2, r2, #16
    841c:	0c12      	lsrs	r2, r2, #16
    841e:	2780      	movs	r7, #128	; 0x80
    8420:	03bf      	lsls	r7, r7, #14
    8422:	433a      	orrs	r2, r7
    8424:	2184      	movs	r1, #132	; 0x84
    8426:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN0_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can0_rx_extended_filter) |
    8428:	489d      	ldr	r0, [pc, #628]	; (86a0 <can_init+0x2bc>)
    842a:	0400      	lsls	r0, r0, #16
    842c:	0c00      	lsrs	r0, r0, #16
    842e:	2680      	movs	r6, #128	; 0x80
    8430:	0376      	lsls	r6, r6, #13
    8432:	4330      	orrs	r0, r6
    8434:	2288      	movs	r2, #136	; 0x88
    8436:	5098      	str	r0, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN0_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
    8438:	499a      	ldr	r1, [pc, #616]	; (86a4 <can_init+0x2c0>)
    843a:	0409      	lsls	r1, r1, #16
    843c:	0c09      	lsrs	r1, r1, #16
    843e:	4339      	orrs	r1, r7
    8440:	3218      	adds	r2, #24
    8442:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
    8444:	4a98      	ldr	r2, [pc, #608]	; (86a8 <can_init+0x2c4>)
    8446:	0412      	lsls	r2, r2, #16
    8448:	0c12      	lsrs	r2, r2, #16
    844a:	4332      	orrs	r2, r6
    844c:	21b0      	movs	r1, #176	; 0xb0
    844e:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
    8450:	4a96      	ldr	r2, [pc, #600]	; (86ac <can_init+0x2c8>)
    8452:	0412      	lsls	r2, r2, #16
    8454:	0c12      	lsrs	r2, r2, #16
    8456:	3904      	subs	r1, #4
    8458:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
    845a:	4a95      	ldr	r2, [pc, #596]	; (86b0 <can_init+0x2cc>)
    845c:	0412      	lsls	r2, r2, #16
    845e:	0c12      	lsrs	r2, r2, #16
    8460:	4994      	ldr	r1, [pc, #592]	; (86b4 <can_init+0x2d0>)
    8462:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can0_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN0_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can0_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN0_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can0_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can0_tx_buffer) |
    8464:	21c0      	movs	r1, #192	; 0xc0
    8466:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
    8468:	4a93      	ldr	r2, [pc, #588]	; (86b8 <can_init+0x2d4>)
    846a:	0412      	lsls	r2, r2, #16
    846c:	0c12      	lsrs	r2, r2, #16
    846e:	2180      	movs	r1, #128	; 0x80
    8470:	0309      	lsls	r1, r1, #12
    8472:	430a      	orrs	r2, r1
    8474:	21f0      	movs	r1, #240	; 0xf0
    8476:	505a      	str	r2, [r3, r1]
    8478:	e03f      	b.n	84fa <can_init+0x116>
	gclk_chan_conf.source_generator = config->clock_source;

	if (hw == CAN0) {
		system_gclk_chan_set_config(CAN0_GCLK_ID, &gclk_chan_conf);
		system_gclk_chan_enable(CAN0_GCLK_ID);
	} else if (hw == CAN1) {
    847a:	4b90      	ldr	r3, [pc, #576]	; (86bc <can_init+0x2d8>)
    847c:	429c      	cmp	r4, r3
    847e:	d000      	beq.n	8482 <can_init+0x9e>
    8480:	e0fc      	b.n	867c <can_init+0x298>
		system_gclk_chan_set_config(CAN1_GCLK_ID, &gclk_chan_conf);
    8482:	4982      	ldr	r1, [pc, #520]	; (868c <can_init+0x2a8>)
    8484:	201b      	movs	r0, #27
    8486:	4b83      	ldr	r3, [pc, #524]	; (8694 <can_init+0x2b0>)
    8488:	4798      	blx	r3
		system_gclk_chan_enable(CAN1_GCLK_ID);
    848a:	201b      	movs	r0, #27
    848c:	4b82      	ldr	r3, [pc, #520]	; (8698 <can_init+0x2b4>)
    848e:	4798      	blx	r3
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    8490:	4b8a      	ldr	r3, [pc, #552]	; (86bc <can_init+0x2d8>)
    8492:	6999      	ldr	r1, [r3, #24]
    8494:	2202      	movs	r2, #2
    8496:	430a      	orrs	r2, r1
    8498:	619a      	str	r2, [r3, #24]
				CAN_TXBC_NDTB(CONF_CAN0_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN0_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can0_tx_event_fifo) |
				CAN_TXEFC_EFS(CONF_CAN0_TX_EVENT_FIFO);
	} else if (hw == CAN1) {
		hw->SIDFC.reg = CAN_SIDFC_FLSSA((uint32_t)can1_rx_standard_filter) |
    849a:	4a89      	ldr	r2, [pc, #548]	; (86c0 <can_init+0x2dc>)
    849c:	0412      	lsls	r2, r2, #16
    849e:	0c12      	lsrs	r2, r2, #16
    84a0:	2180      	movs	r1, #128	; 0x80
    84a2:	0389      	lsls	r1, r1, #14
    84a4:	430a      	orrs	r2, r1
    84a6:	2184      	movs	r1, #132	; 0x84
    84a8:	505a      	str	r2, [r3, r1]
				CAN_SIDFC_LSS(CONF_CAN1_RX_STANDARD_ID_FILTER_NUM);
		hw->XIDFC.reg = CAN_XIDFC_FLESA((uint32_t)can1_rx_extended_filter) |
    84aa:	4986      	ldr	r1, [pc, #536]	; (86c4 <can_init+0x2e0>)
    84ac:	0409      	lsls	r1, r1, #16
    84ae:	0c09      	lsrs	r1, r1, #16
    84b0:	2080      	movs	r0, #128	; 0x80
    84b2:	0340      	lsls	r0, r0, #13
    84b4:	4301      	orrs	r1, r0
    84b6:	2288      	movs	r2, #136	; 0x88
    84b8:	5099      	str	r1, [r3, r2]
				CAN_XIDFC_LSE(CONF_CAN1_RX_EXTENDED_ID_FILTER_NUM);
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
    84ba:	4983      	ldr	r1, [pc, #524]	; (86c8 <can_init+0x2e4>)
    84bc:	0409      	lsls	r1, r1, #16
    84be:	0c09      	lsrs	r1, r1, #16
    84c0:	4301      	orrs	r1, r0
    84c2:	3218      	adds	r2, #24
    84c4:	5099      	str	r1, [r3, r2]
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
    84c6:	4a81      	ldr	r2, [pc, #516]	; (86cc <can_init+0x2e8>)
    84c8:	0412      	lsls	r2, r2, #16
    84ca:	0c12      	lsrs	r2, r2, #16
    84cc:	4302      	orrs	r2, r0
    84ce:	21b0      	movs	r1, #176	; 0xb0
    84d0:	505a      	str	r2, [r3, r1]
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
    84d2:	4a7f      	ldr	r2, [pc, #508]	; (86d0 <can_init+0x2ec>)
    84d4:	0412      	lsls	r2, r2, #16
    84d6:	0c12      	lsrs	r2, r2, #16
    84d8:	3904      	subs	r1, #4
    84da:	505a      	str	r2, [r3, r1]
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
    84dc:	4a7d      	ldr	r2, [pc, #500]	; (86d4 <can_init+0x2f0>)
    84de:	0412      	lsls	r2, r2, #16
    84e0:	0c12      	lsrs	r2, r2, #16
    84e2:	4974      	ldr	r1, [pc, #464]	; (86b4 <can_init+0x2d0>)
    84e4:	430a      	orrs	r2, r1
		hw->RXF0C.reg = CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo_0) |
				CAN_RXF0C_F0S(CONF_CAN1_RX_FIFO_0_NUM);
		hw->RXF1C.reg = CAN_RXF1C_F1SA((uint32_t)can1_rx_fifo_1) |
				CAN_RXF1C_F1S(CONF_CAN1_RX_FIFO_1_NUM);
		hw->RXBC.reg = CAN_RXBC_RBSA((uint32_t)can1_rx_buffer);
		hw->TXBC.reg = CAN_TXBC_TBSA((uint32_t)can1_tx_buffer) |
    84e6:	21c0      	movs	r1, #192	; 0xc0
    84e8:	505a      	str	r2, [r3, r1]
				CAN_TXBC_NDTB(CONF_CAN1_TX_BUFFER_NUM) |
				CAN_TXBC_TFQS(CONF_CAN1_TX_FIFO_QUEUE_NUM);
		hw->TXEFC.reg = CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo) |
    84ea:	4a7b      	ldr	r2, [pc, #492]	; (86d8 <can_init+0x2f4>)
    84ec:	0412      	lsls	r2, r2, #16
    84ee:	0c12      	lsrs	r2, r2, #16
    84f0:	2180      	movs	r1, #128	; 0x80
    84f2:	0309      	lsls	r1, r1, #12
    84f4:	430a      	orrs	r2, r1
    84f6:	21f0      	movs	r1, #240	; 0xf0
    84f8:	505a      	str	r2, [r3, r1]
	 * The corresponding setting value in register is 0/1//2/3/4/5/6/7.
	 * To simplify the calculation, seperate to two group 8/12/16/20/24 which
	 * increased with 4 and 32/48/64 which increased with 16.
	 */
	if (CONF_CAN_ELEMENT_DATA_SIZE <= 24) {
		hw->RXESC.reg = CAN_RXESC_RBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
    84fa:	2300      	movs	r3, #0
    84fc:	22bc      	movs	r2, #188	; 0xbc
    84fe:	50a3      	str	r3, [r4, r2]
				CAN_RXESC_F0DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4) |
				CAN_RXESC_F1DS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
		hw->TXESC.reg = CAN_TXESC_TBDS((CONF_CAN_ELEMENT_DATA_SIZE - 8) / 4);
    8500:	320c      	adds	r2, #12
    8502:	50a3      	str	r3, [r4, r2]
}

static void _can_set_configuration(Can *hw, struct can_config *config)
{
	/* Timing setting. */
	hw->NBTP.reg = CAN_NBTP_NBRP(CONF_CAN_NBTP_NBRP_VALUE) |
    8504:	4b75      	ldr	r3, [pc, #468]	; (86dc <can_init+0x2f8>)
    8506:	61e3      	str	r3, [r4, #28]
			CAN_NBTP_NSJW(CONF_CAN_NBTP_NSJW_VALUE) |
			CAN_NBTP_NTSEG1(CONF_CAN_NBTP_NTSEG1_VALUE) |
			CAN_NBTP_NTSEG2(CONF_CAN_NBTP_NTSEG2_VALUE);
	hw->DBTP.reg = CAN_DBTP_DBRP(CONF_CAN_DBTP_DBRP_VALUE) |
    8508:	4b75      	ldr	r3, [pc, #468]	; (86e0 <can_init+0x2fc>)
    850a:	60e3      	str	r3, [r4, #12]
			CAN_DBTP_DSJW(CONF_CAN_DBTP_DSJW_VALUE) |
			CAN_DBTP_DTSEG1(CONF_CAN_DBTP_DTSEG1_VALUE) |
			CAN_DBTP_DTSEG2(CONF_CAN_DBTP_DTSEG2_VALUE);

	if (config->tdc_enable) {
    850c:	7bab      	ldrb	r3, [r5, #14]
    850e:	2b00      	cmp	r3, #0
    8510:	d004      	beq.n	851c <can_init+0x138>
		hw->DBTP.reg |= CAN_DBTP_TDC;
    8512:	68e3      	ldr	r3, [r4, #12]
    8514:	2280      	movs	r2, #128	; 0x80
    8516:	0412      	lsls	r2, r2, #16
    8518:	4313      	orrs	r3, r2
    851a:	60e3      	str	r3, [r4, #12]
	}
	
	if (config->run_in_standby) {
    851c:	786b      	ldrb	r3, [r5, #1]
    851e:	2b00      	cmp	r3, #0
    8520:	d003      	beq.n	852a <can_init+0x146>
		hw->MRCFG.reg |= 0x01<<6;
    8522:	68a2      	ldr	r2, [r4, #8]
    8524:	2340      	movs	r3, #64	; 0x40
    8526:	4313      	orrs	r3, r2
    8528:	60a3      	str	r3, [r4, #8]
	}

	hw->RWD.reg |= CAN_RWD_WDC(config->watchdog_configuration);
    852a:	6963      	ldr	r3, [r4, #20]
    852c:	78aa      	ldrb	r2, [r5, #2]
    852e:	4313      	orrs	r3, r2
    8530:	6163      	str	r3, [r4, #20]

	if (config->transmit_pause) {
    8532:	78eb      	ldrb	r3, [r5, #3]
    8534:	2b00      	cmp	r3, #0
    8536:	d004      	beq.n	8542 <can_init+0x15e>
		hw->CCCR.reg |= CAN_CCCR_TXP;
    8538:	69a3      	ldr	r3, [r4, #24]
    853a:	2280      	movs	r2, #128	; 0x80
    853c:	01d2      	lsls	r2, r2, #7
    853e:	4313      	orrs	r3, r2
    8540:	61a3      	str	r3, [r4, #24]
	}

	if (config->edge_filtering) {
    8542:	792b      	ldrb	r3, [r5, #4]
    8544:	2b00      	cmp	r3, #0
    8546:	d004      	beq.n	8552 <can_init+0x16e>
		hw->CCCR.reg |= CAN_CCCR_EFBI;
    8548:	69a3      	ldr	r3, [r4, #24]
    854a:	2280      	movs	r2, #128	; 0x80
    854c:	0192      	lsls	r2, r2, #6
    854e:	4313      	orrs	r3, r2
    8550:	61a3      	str	r3, [r4, #24]
	}

	if (config->protocol_exception_handling) {
    8552:	796b      	ldrb	r3, [r5, #5]
    8554:	2b00      	cmp	r3, #0
    8556:	d004      	beq.n	8562 <can_init+0x17e>
		hw->CCCR.reg |= CAN_CCCR_PXHD;
    8558:	69a3      	ldr	r3, [r4, #24]
    855a:	2280      	movs	r2, #128	; 0x80
    855c:	0152      	lsls	r2, r2, #5
    855e:	4313      	orrs	r3, r2
    8560:	61a3      	str	r3, [r4, #24]
	}

	if (!config->automatic_retransmission) {
    8562:	79ab      	ldrb	r3, [r5, #6]
    8564:	2b00      	cmp	r3, #0
    8566:	d103      	bne.n	8570 <can_init+0x18c>
		hw->CCCR.reg |= CAN_CCCR_DAR;
    8568:	69a2      	ldr	r2, [r4, #24]
    856a:	3340      	adds	r3, #64	; 0x40
    856c:	4313      	orrs	r3, r2
    856e:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_request) {
    8570:	79eb      	ldrb	r3, [r5, #7]
    8572:	2b00      	cmp	r3, #0
    8574:	d003      	beq.n	857e <can_init+0x19a>
		hw->CCCR.reg |= CAN_CCCR_CSR;
    8576:	69a2      	ldr	r2, [r4, #24]
    8578:	2310      	movs	r3, #16
    857a:	4313      	orrs	r3, r2
    857c:	61a3      	str	r3, [r4, #24]
	}

	if (config->clock_stop_acknowledge) {
    857e:	7a2b      	ldrb	r3, [r5, #8]
    8580:	2b00      	cmp	r3, #0
    8582:	d003      	beq.n	858c <can_init+0x1a8>
		hw->CCCR.reg |= CAN_CCCR_CSA;
    8584:	69a2      	ldr	r2, [r4, #24]
    8586:	2308      	movs	r3, #8
    8588:	4313      	orrs	r3, r2
    858a:	61a3      	str	r3, [r4, #24]
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
    858c:	7a6b      	ldrb	r3, [r5, #9]
    858e:	041b      	lsls	r3, r3, #16
    8590:	22f0      	movs	r2, #240	; 0xf0
    8592:	0312      	lsls	r2, r2, #12
    8594:	4013      	ands	r3, r2
    8596:	2201      	movs	r2, #1
    8598:	4313      	orrs	r3, r2
    859a:	6223      	str	r3, [r4, #32]
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
			config->timeout_mode | config->timeout_enable;
    859c:	7b2a      	ldrb	r2, [r5, #12]
    859e:	7b6b      	ldrb	r3, [r5, #13]
    85a0:	4313      	orrs	r3, r2
    85a2:	896a      	ldrh	r2, [r5, #10]
    85a4:	0412      	lsls	r2, r2, #16
    85a6:	4313      	orrs	r3, r2
	}

	hw->TSCC.reg = CAN_TSCC_TCP(config->timestamp_prescaler) |
			CAN_TSCC_TSS_INC_Val;

	hw->TOCC.reg = CAN_TOCC_TOP(config->timeout_period) |
    85a8:	62a3      	str	r3, [r4, #40]	; 0x28
			config->timeout_mode | config->timeout_enable;

	hw->TDCR.reg = CAN_TDCR_TDCO(config->delay_compensation_offset) |
    85aa:	7beb      	ldrb	r3, [r5, #15]
    85ac:	021b      	lsls	r3, r3, #8
    85ae:	22fe      	movs	r2, #254	; 0xfe
    85b0:	01d2      	lsls	r2, r2, #7
    85b2:	4013      	ands	r3, r2
    85b4:	0019      	movs	r1, r3
    85b6:	7c2a      	ldrb	r2, [r5, #16]
    85b8:	237f      	movs	r3, #127	; 0x7f
    85ba:	401a      	ands	r2, r3
    85bc:	000b      	movs	r3, r1
    85be:	4313      	orrs	r3, r2
    85c0:	64a3      	str	r3, [r4, #72]	; 0x48
			CAN_TDCR_TDCF(config->delay_compensation_filter_window_length);

	hw->GFC.reg = CAN_GFC_ANFS(config->nonmatching_frames_action_standard) |
    85c2:	7c6b      	ldrb	r3, [r5, #17]
    85c4:	011b      	lsls	r3, r3, #4
    85c6:	2130      	movs	r1, #48	; 0x30
    85c8:	4019      	ands	r1, r3
    85ca:	7caa      	ldrb	r2, [r5, #18]
    85cc:	0092      	lsls	r2, r2, #2
    85ce:	230c      	movs	r3, #12
    85d0:	4013      	ands	r3, r2
    85d2:	430b      	orrs	r3, r1
    85d4:	2280      	movs	r2, #128	; 0x80
    85d6:	50a3      	str	r3, [r4, r2]
			CAN_GFC_ANFE(config->nonmatching_frames_action_extended);
	if (config->remote_frames_standard_reject) {
    85d8:	7ceb      	ldrb	r3, [r5, #19]
    85da:	2b00      	cmp	r3, #0
    85dc:	d003      	beq.n	85e6 <can_init+0x202>
		hw->GFC.reg |= CAN_GFC_RRFS;
    85de:	58a1      	ldr	r1, [r4, r2]
    85e0:	2302      	movs	r3, #2
    85e2:	430b      	orrs	r3, r1
    85e4:	50a3      	str	r3, [r4, r2]
	}
	if (config->remote_frames_extended_reject) {
    85e6:	7d2b      	ldrb	r3, [r5, #20]
    85e8:	2b00      	cmp	r3, #0
    85ea:	d004      	beq.n	85f6 <can_init+0x212>
		hw->GFC.reg |= CAN_GFC_RRFE;
    85ec:	2280      	movs	r2, #128	; 0x80
    85ee:	58a1      	ldr	r1, [r4, r2]
    85f0:	2301      	movs	r3, #1
    85f2:	430b      	orrs	r3, r1
    85f4:	50a3      	str	r3, [r4, r2]
	}

	hw->XIDAM.reg = config->extended_id_mask;
    85f6:	2390      	movs	r3, #144	; 0x90
    85f8:	69aa      	ldr	r2, [r5, #24]
    85fa:	50e2      	str	r2, [r4, r3]

	if (config->rx_fifo_0_overwrite) {
    85fc:	7f2b      	ldrb	r3, [r5, #28]
    85fe:	2b00      	cmp	r3, #0
    8600:	d005      	beq.n	860e <can_init+0x22a>
		hw->RXF0C.reg |= CAN_RXF0C_F0OM;
    8602:	22a0      	movs	r2, #160	; 0xa0
    8604:	58a3      	ldr	r3, [r4, r2]
    8606:	2180      	movs	r1, #128	; 0x80
    8608:	0609      	lsls	r1, r1, #24
    860a:	430b      	orrs	r3, r1
    860c:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF0C.reg |= CAN_RXF0C_F0WM(config->rx_fifo_0_watermark);
    860e:	20a0      	movs	r0, #160	; 0xa0
    8610:	5822      	ldr	r2, [r4, r0]
    8612:	7f6b      	ldrb	r3, [r5, #29]
    8614:	061b      	lsls	r3, r3, #24
    8616:	21fe      	movs	r1, #254	; 0xfe
    8618:	05c9      	lsls	r1, r1, #23
    861a:	400b      	ands	r3, r1
    861c:	4313      	orrs	r3, r2
    861e:	5023      	str	r3, [r4, r0]

	if (config->rx_fifo_1_overwrite) {
    8620:	7fab      	ldrb	r3, [r5, #30]
    8622:	2b00      	cmp	r3, #0
    8624:	d005      	beq.n	8632 <can_init+0x24e>
		hw->RXF1C.reg |= CAN_RXF1C_F1OM;
    8626:	22b0      	movs	r2, #176	; 0xb0
    8628:	58a3      	ldr	r3, [r4, r2]
    862a:	2180      	movs	r1, #128	; 0x80
    862c:	0609      	lsls	r1, r1, #24
    862e:	430b      	orrs	r3, r1
    8630:	50a3      	str	r3, [r4, r2]
	}
	hw->RXF1C.reg |= CAN_RXF1C_F1WM(config->rx_fifo_1_watermark);
    8632:	20b0      	movs	r0, #176	; 0xb0
    8634:	5822      	ldr	r2, [r4, r0]
    8636:	7feb      	ldrb	r3, [r5, #31]
    8638:	061b      	lsls	r3, r3, #24
    863a:	21fe      	movs	r1, #254	; 0xfe
    863c:	05c9      	lsls	r1, r1, #23
    863e:	400b      	ands	r3, r1
    8640:	4313      	orrs	r3, r2
    8642:	5023      	str	r3, [r4, r0]

	if (config->tx_queue_mode) {
    8644:	2320      	movs	r3, #32
    8646:	5ceb      	ldrb	r3, [r5, r3]
    8648:	2b00      	cmp	r3, #0
    864a:	d005      	beq.n	8658 <can_init+0x274>
		hw->TXBC.reg |= CAN_TXBC_TFQM;
    864c:	22c0      	movs	r2, #192	; 0xc0
    864e:	58a3      	ldr	r3, [r4, r2]
    8650:	2180      	movs	r1, #128	; 0x80
    8652:	05c9      	lsls	r1, r1, #23
    8654:	430b      	orrs	r3, r1
    8656:	50a3      	str	r3, [r4, r2]
	}

	hw->TXEFC.reg |= CAN_TXEFC_EFWM(config->tx_event_fifo_watermark);
    8658:	20f0      	movs	r0, #240	; 0xf0
    865a:	5822      	ldr	r2, [r4, r0]
    865c:	2321      	movs	r3, #33	; 0x21
    865e:	5ceb      	ldrb	r3, [r5, r3]
    8660:	061b      	lsls	r3, r3, #24
    8662:	21fc      	movs	r1, #252	; 0xfc
    8664:	0589      	lsls	r1, r1, #22
    8666:	400b      	ands	r3, r1
    8668:	4313      	orrs	r3, r2
    866a:	5023      	str	r3, [r4, r0]

	/* Set the configuration. */
	_can_set_configuration(hw, config);

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
    866c:	2303      	movs	r3, #3
    866e:	65e3      	str	r3, [r4, #92]	; 0x5c
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
    8670:	3b04      	subs	r3, #4
    8672:	22e0      	movs	r2, #224	; 0xe0
    8674:	50a3      	str	r3, [r4, r2]
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
    8676:	3204      	adds	r2, #4
    8678:	50a3      	str	r3, [r4, r2]
}
    867a:	e004      	b.n	8686 <can_init+0x2a2>
		system_gclk_chan_enable(CAN1_GCLK_ID);
	}


	/* Configuration Change Enable. */
	hw->CCCR.reg |= CAN_CCCR_CCE;
    867c:	69a2      	ldr	r2, [r4, #24]
    867e:	2302      	movs	r3, #2
    8680:	4313      	orrs	r3, r2
    8682:	61a3      	str	r3, [r4, #24]
    8684:	e739      	b.n	84fa <can_init+0x116>

	/* Enable the interrupt setting which no need change. */
	hw->ILE.reg = CAN_ILE_EINT0 | CAN_ILE_EINT1;
	hw->TXBTIE.reg = CAN_TXBTIE_MASK;
	hw->TXBCIE.reg = CAN_TXBCIE_MASK;
}
    8686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8688:	000083ad 	.word	0x000083ad
    868c:	20000e40 	.word	0x20000e40
    8690:	42001c00 	.word	0x42001c00
    8694:	00009c31 	.word	0x00009c31
    8698:	00009bc1 	.word	0x00009bc1
    869c:	200006ec 	.word	0x200006ec
    86a0:	200005ec 	.word	0x200005ec
    86a4:	20000aec 	.word	0x20000aec
    86a8:	2000026c 	.word	0x2000026c
    86ac:	2000096c 	.word	0x2000096c
    86b0:	200007ec 	.word	0x200007ec
    86b4:	04040000 	.word	0x04040000
    86b8:	20000aac 	.word	0x20000aac
    86bc:	42002000 	.word	0x42002000
    86c0:	2000066c 	.word	0x2000066c
    86c4:	2000056c 	.word	0x2000056c
    86c8:	2000036c 	.word	0x2000036c
    86cc:	2000046c 	.word	0x2000046c
    86d0:	2000086c 	.word	0x2000086c
    86d4:	2000076c 	.word	0x2000076c
    86d8:	20000a6c 	.word	0x20000a6c
    86dc:	06030a03 	.word	0x06030a03
    86e0:	00030a33 	.word	0x00030a33

000086e4 <can_start>:
			CAN_DBTP_DTSEG2(can_fd_dbtp_dtseg2_value);
}

void can_start(struct can_module *const module_inst)
{
	module_inst->hw->CCCR.reg &= ~CAN_CCCR_INIT;
    86e4:	6802      	ldr	r2, [r0, #0]
    86e6:	6993      	ldr	r3, [r2, #24]
    86e8:	2101      	movs	r1, #1
    86ea:	438b      	bics	r3, r1
    86ec:	6193      	str	r3, [r2, #24]
	/* Wait for the sync. */
	while (module_inst->hw->CCCR.reg & CAN_CCCR_INIT);
    86ee:	6801      	ldr	r1, [r0, #0]
    86f0:	2201      	movs	r2, #1
    86f2:	698b      	ldr	r3, [r1, #24]
    86f4:	421a      	tst	r2, r3
    86f6:	d1fc      	bne.n	86f2 <can_start+0xe>
}
    86f8:	4770      	bx	lr
    86fa:	46c0      	nop			; (mov r8, r8)

000086fc <can_set_rx_standard_filter>:
}

enum status_code can_set_rx_standard_filter(
		struct can_module *const module_inst,
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
    86fc:	b510      	push	{r4, lr}
	if (module_inst->hw == CAN0) {
    86fe:	6803      	ldr	r3, [r0, #0]
    8700:	4809      	ldr	r0, [pc, #36]	; (8728 <can_set_rx_standard_filter+0x2c>)
    8702:	4283      	cmp	r3, r0
    8704:	d105      	bne.n	8712 <can_set_rx_standard_filter+0x16>
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    8706:	6809      	ldr	r1, [r1, #0]
    8708:	0092      	lsls	r2, r2, #2
    870a:	4b08      	ldr	r3, [pc, #32]	; (872c <can_set_rx_standard_filter+0x30>)
    870c:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    870e:	2000      	movs	r0, #0
    8710:	e008      	b.n	8724 <can_set_rx_standard_filter+0x28>
	} else if (module_inst->hw == CAN1) {
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8712:	2017      	movs	r0, #23
		struct can_standard_message_filter_element *sd_filter, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		can0_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8714:	4c06      	ldr	r4, [pc, #24]	; (8730 <can_set_rx_standard_filter+0x34>)
    8716:	42a3      	cmp	r3, r4
    8718:	d104      	bne.n	8724 <can_set_rx_standard_filter+0x28>
		can1_rx_standard_filter[index].S0.reg = sd_filter->S0.reg;
    871a:	6809      	ldr	r1, [r1, #0]
    871c:	0092      	lsls	r2, r2, #2
    871e:	4b05      	ldr	r3, [pc, #20]	; (8734 <can_set_rx_standard_filter+0x38>)
    8720:	50d1      	str	r1, [r2, r3]
		return STATUS_OK;
    8722:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    8724:	bd10      	pop	{r4, pc}
    8726:	46c0      	nop			; (mov r8, r8)
    8728:	42001c00 	.word	0x42001c00
    872c:	200006ec 	.word	0x200006ec
    8730:	42002000 	.word	0x42002000
    8734:	2000066c 	.word	0x2000066c

00008738 <can_get_rx_fifo_0_element>:
}

enum status_code can_get_rx_fifo_0_element(
		struct can_module *const module_inst,
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
    8738:	b570      	push	{r4, r5, r6, lr}
    873a:	000d      	movs	r5, r1
	if (module_inst->hw == CAN0) {
    873c:	6803      	ldr	r3, [r0, #0]
    873e:	4c0c      	ldr	r4, [pc, #48]	; (8770 <can_get_rx_fifo_0_element+0x38>)
    8740:	42a3      	cmp	r3, r4
    8742:	d108      	bne.n	8756 <can_get_rx_fifo_0_element+0x1e>
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    8744:	0112      	lsls	r2, r2, #4
    8746:	490b      	ldr	r1, [pc, #44]	; (8774 <can_get_rx_fifo_0_element+0x3c>)
    8748:	1889      	adds	r1, r1, r2
    874a:	2210      	movs	r2, #16
    874c:	0028      	movs	r0, r5
    874e:	4b0a      	ldr	r3, [pc, #40]	; (8778 <can_get_rx_fifo_0_element+0x40>)
    8750:	4798      	blx	r3
		return STATUS_OK;
    8752:	2000      	movs	r0, #0
    8754:	e00b      	b.n	876e <can_get_rx_fifo_0_element+0x36>
	} else if (module_inst->hw == CAN1) {
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    8756:	2017      	movs	r0, #23
		struct can_rx_element_fifo_0 *rx_element, uint32_t index)
{
	if (module_inst->hw == CAN0) {
		memcpy(rx_element, &can0_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    8758:	4c08      	ldr	r4, [pc, #32]	; (877c <can_get_rx_fifo_0_element+0x44>)
    875a:	42a3      	cmp	r3, r4
    875c:	d107      	bne.n	876e <can_get_rx_fifo_0_element+0x36>
		memcpy(rx_element, &can1_rx_fifo_0[index], sizeof(struct can_rx_element_buffer));
    875e:	0112      	lsls	r2, r2, #4
    8760:	4907      	ldr	r1, [pc, #28]	; (8780 <can_get_rx_fifo_0_element+0x48>)
    8762:	1889      	adds	r1, r1, r2
    8764:	2210      	movs	r2, #16
    8766:	0028      	movs	r0, r5
    8768:	4b03      	ldr	r3, [pc, #12]	; (8778 <can_get_rx_fifo_0_element+0x40>)
    876a:	4798      	blx	r3
		return STATUS_OK;
    876c:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    876e:	bd70      	pop	{r4, r5, r6, pc}
    8770:	42001c00 	.word	0x42001c00
    8774:	20000aec 	.word	0x20000aec
    8778:	0000a2ad 	.word	0x0000a2ad
    877c:	42002000 	.word	0x42002000
    8780:	2000036c 	.word	0x2000036c

00008784 <can_set_tx_buffer_element>:
}

enum status_code can_set_tx_buffer_element(
		struct can_module *const module_inst,
		struct can_tx_element *tx_element, uint32_t index)
{
    8784:	b510      	push	{r4, lr}
	uint32_t i;
	if (module_inst->hw == CAN0) {
    8786:	6803      	ldr	r3, [r0, #0]
    8788:	4817      	ldr	r0, [pc, #92]	; (87e8 <can_set_tx_buffer_element+0x64>)
    878a:	4283      	cmp	r3, r0
    878c:	d113      	bne.n	87b6 <can_set_tx_buffer_element+0x32>
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
    878e:	680b      	ldr	r3, [r1, #0]
    8790:	4c16      	ldr	r4, [pc, #88]	; (87ec <can_set_tx_buffer_element+0x68>)
    8792:	0110      	lsls	r0, r2, #4
    8794:	5103      	str	r3, [r0, r4]
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
    8796:	684a      	ldr	r2, [r1, #4]
    8798:	1823      	adds	r3, r4, r0
    879a:	605a      	str	r2, [r3, #4]
    879c:	000b      	movs	r3, r1
    879e:	3308      	adds	r3, #8
    87a0:	3008      	adds	r0, #8
    87a2:	1822      	adds	r2, r4, r0
    87a4:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
    87a6:	7818      	ldrb	r0, [r3, #0]
    87a8:	7010      	strb	r0, [r2, #0]
    87aa:	3301      	adds	r3, #1
    87ac:	3201      	adds	r2, #1
{
	uint32_t i;
	if (module_inst->hw == CAN0) {
		can0_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    87ae:	428b      	cmp	r3, r1
    87b0:	d1f9      	bne.n	87a6 <can_set_tx_buffer_element+0x22>
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    87b2:	2000      	movs	r0, #0
    87b4:	e017      	b.n	87e6 <can_set_tx_buffer_element+0x62>
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	}
	return STATUS_ERR_INVALID_ARG;
    87b6:	2017      	movs	r0, #23
		can0_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can0_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
    87b8:	4c0d      	ldr	r4, [pc, #52]	; (87f0 <can_set_tx_buffer_element+0x6c>)
    87ba:	42a3      	cmp	r3, r4
    87bc:	d113      	bne.n	87e6 <can_set_tx_buffer_element+0x62>
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
    87be:	680b      	ldr	r3, [r1, #0]
    87c0:	4c0c      	ldr	r4, [pc, #48]	; (87f4 <can_set_tx_buffer_element+0x70>)
    87c2:	0110      	lsls	r0, r2, #4
    87c4:	5103      	str	r3, [r0, r4]
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
    87c6:	684a      	ldr	r2, [r1, #4]
    87c8:	1823      	adds	r3, r4, r0
    87ca:	605a      	str	r2, [r3, #4]
    87cc:	000b      	movs	r3, r1
    87ce:	3308      	adds	r3, #8
    87d0:	0002      	movs	r2, r0
    87d2:	3208      	adds	r2, #8
    87d4:	18a2      	adds	r2, r4, r2
    87d6:	3110      	adds	r1, #16
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
			can1_tx_buffer[index].data[i] = tx_element->data[i];
    87d8:	7818      	ldrb	r0, [r3, #0]
    87da:	7010      	strb	r0, [r2, #0]
    87dc:	3301      	adds	r3, #1
    87de:	3201      	adds	r2, #1
		}
		return STATUS_OK;
	} else if (module_inst->hw == CAN1) {
		can1_tx_buffer[index].T0.reg = tx_element->T0.reg;
		can1_tx_buffer[index].T1.reg = tx_element->T1.reg;
		for (i = 0; i < CONF_CAN_ELEMENT_DATA_SIZE; i++) {
    87e0:	428b      	cmp	r3, r1
    87e2:	d1f9      	bne.n	87d8 <can_set_tx_buffer_element+0x54>
			can1_tx_buffer[index].data[i] = tx_element->data[i];
		}
		return STATUS_OK;
    87e4:	2000      	movs	r0, #0
	}
	return STATUS_ERR_INVALID_ARG;
}
    87e6:	bd10      	pop	{r4, pc}
    87e8:	42001c00 	.word	0x42001c00
    87ec:	200007ec 	.word	0x200007ec
    87f0:	42002000 	.word	0x42002000
    87f4:	2000076c 	.word	0x2000076c

000087f8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    87f8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    87fa:	2a00      	cmp	r2, #0
    87fc:	d10d      	bne.n	881a <extint_register_callback+0x22>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    87fe:	008b      	lsls	r3, r1, #2
    8800:	4a07      	ldr	r2, [pc, #28]	; (8820 <extint_register_callback+0x28>)
    8802:	589b      	ldr	r3, [r3, r2]
    8804:	2b00      	cmp	r3, #0
    8806:	d103      	bne.n	8810 <extint_register_callback+0x18>
		_extint_dev.callbacks[channel] = callback;
    8808:	0089      	lsls	r1, r1, #2
    880a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
    880c:	2300      	movs	r3, #0
    880e:	e004      	b.n	881a <extint_register_callback+0x22>
	} else if (_extint_dev.callbacks[channel] == callback) {
    8810:	4283      	cmp	r3, r0
    8812:	d001      	beq.n	8818 <extint_register_callback+0x20>
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    8814:	231d      	movs	r3, #29
    8816:	e000      	b.n	881a <extint_register_callback+0x22>

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    8818:	2300      	movs	r3, #0
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    881a:	0018      	movs	r0, r3
    881c:	4770      	bx	lr
    881e:	46c0      	nop			; (mov r8, r8)
    8820:	20000e44 	.word	0x20000e44

00008824 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    8824:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    8826:	2900      	cmp	r1, #0
    8828:	d107      	bne.n	883a <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    882a:	2200      	movs	r2, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    882c:	281f      	cmp	r0, #31
    882e:	d800      	bhi.n	8832 <extint_chan_enable_callback+0xe>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    8830:	4a03      	ldr	r2, [pc, #12]	; (8840 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    8832:	2301      	movs	r3, #1
    8834:	4083      	lsls	r3, r0
    8836:	6113      	str	r3, [r2, #16]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    8838:	2300      	movs	r3, #0
}
    883a:	0018      	movs	r0, r3
    883c:	4770      	bx	lr
    883e:	46c0      	nop			; (mov r8, r8)
    8840:	40002800 	.word	0x40002800

00008844 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    8844:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8846:	2200      	movs	r2, #0
    8848:	4b15      	ldr	r3, [pc, #84]	; (88a0 <EIC_Handler+0x5c>)
    884a:	701a      	strb	r2, [r3, #0]
    884c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    884e:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8850:	4e14      	ldr	r6, [pc, #80]	; (88a4 <EIC_Handler+0x60>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    8852:	4c13      	ldr	r4, [pc, #76]	; (88a0 <EIC_Handler+0x5c>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    8854:	2b1f      	cmp	r3, #31
    8856:	d919      	bls.n	888c <EIC_Handler+0x48>
    8858:	e00f      	b.n	887a <EIC_Handler+0x36>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    885a:	2100      	movs	r1, #0
    885c:	e000      	b.n	8860 <EIC_Handler+0x1c>

	if (eic_index < EIC_INST_NUM) {
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    885e:	4912      	ldr	r1, [pc, #72]	; (88a8 <EIC_Handler+0x64>)
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    8860:	614a      	str	r2, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    8862:	009b      	lsls	r3, r3, #2
    8864:	599b      	ldr	r3, [r3, r6]
    8866:	2b00      	cmp	r3, #0
    8868:	d000      	beq.n	886c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    886a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    886c:	7823      	ldrb	r3, [r4, #0]
    886e:	3301      	adds	r3, #1
    8870:	b2db      	uxtb	r3, r3
    8872:	7023      	strb	r3, [r4, #0]
    8874:	2b0f      	cmp	r3, #15
    8876:	d9ed      	bls.n	8854 <EIC_Handler+0x10>
    8878:	e011      	b.n	889e <EIC_Handler+0x5a>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    887a:	0029      	movs	r1, r5
    887c:	4019      	ands	r1, r3
    887e:	2201      	movs	r2, #1
    8880:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    8882:	2100      	movs	r1, #0
    8884:	6949      	ldr	r1, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
    8886:	4211      	tst	r1, r2
    8888:	d1e7      	bne.n	885a <EIC_Handler+0x16>
    888a:	e7ef      	b.n	886c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    888c:	0029      	movs	r1, r5
    888e:	4019      	ands	r1, r3
    8890:	2201      	movs	r2, #1
    8892:	408a      	lsls	r2, r1

	return (eic_module->INTFLAG.reg & eic_mask);
    8894:	4904      	ldr	r1, [pc, #16]	; (88a8 <EIC_Handler+0x64>)
    8896:	6949      	ldr	r1, [r1, #20]
    8898:	4211      	tst	r1, r2
    889a:	d1e0      	bne.n	885e <EIC_Handler+0x1a>
    889c:	e7e6      	b.n	886c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    889e:	bd70      	pop	{r4, r5, r6, pc}
    88a0:	20000e41 	.word	0x20000e41
    88a4:	20000e44 	.word	0x20000e44
    88a8:	40002800 	.word	0x40002800

000088ac <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
    88ac:	4a06      	ldr	r2, [pc, #24]	; (88c8 <_extint_enable+0x1c>)
    88ae:	7811      	ldrb	r1, [r2, #0]
    88b0:	2302      	movs	r3, #2
    88b2:	430b      	orrs	r3, r1
    88b4:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    88b6:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    88b8:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    88ba:	6853      	ldr	r3, [r2, #4]
    88bc:	4219      	tst	r1, r3
    88be:	d1fc      	bne.n	88ba <_extint_enable+0xe>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    88c0:	6853      	ldr	r3, [r2, #4]
    88c2:	4218      	tst	r0, r3
    88c4:	d1f9      	bne.n	88ba <_extint_enable+0xe>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    88c6:	4770      	bx	lr
    88c8:	40002800 	.word	0x40002800

000088cc <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    88cc:	4a06      	ldr	r2, [pc, #24]	; (88e8 <_extint_disable+0x1c>)
    88ce:	7813      	ldrb	r3, [r2, #0]
    88d0:	2102      	movs	r1, #2
    88d2:	438b      	bics	r3, r1
    88d4:	7013      	strb	r3, [r2, #0]
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    88d6:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    88d8:	6853      	ldr	r3, [r2, #4]
    88da:	4219      	tst	r1, r3
    88dc:	d1fc      	bne.n	88d8 <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    88de:	6853      	ldr	r3, [r2, #4]
    88e0:	4218      	tst	r0, r3
    88e2:	d1f9      	bne.n	88d8 <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    88e4:	4770      	bx	lr
    88e6:	46c0      	nop			; (mov r8, r8)
    88e8:	40002800 	.word	0x40002800

000088ec <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    88ec:	b500      	push	{lr}
    88ee:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    88f0:	4a18      	ldr	r2, [pc, #96]	; (8954 <_system_extint_init+0x68>)
    88f2:	6953      	ldr	r3, [r2, #20]
    88f4:	2180      	movs	r1, #128	; 0x80
    88f6:	00c9      	lsls	r1, r1, #3
    88f8:	430b      	orrs	r3, r1
    88fa:	6153      	str	r3, [r2, #20]
    88fc:	a901      	add	r1, sp, #4
    88fe:	2300      	movs	r3, #0
    8900:	700b      	strb	r3, [r1, #0]
#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    8902:	2002      	movs	r0, #2
    8904:	4b14      	ldr	r3, [pc, #80]	; (8958 <_system_extint_init+0x6c>)
    8906:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    8908:	2002      	movs	r0, #2
    890a:	4b14      	ldr	r3, [pc, #80]	; (895c <_system_extint_init+0x70>)
    890c:	4798      	blx	r3
#endif

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
    890e:	4a14      	ldr	r2, [pc, #80]	; (8960 <_system_extint_init+0x74>)
    8910:	7811      	ldrb	r1, [r2, #0]
    8912:	2301      	movs	r3, #1
    8914:	430b      	orrs	r3, r1
    8916:	7013      	strb	r3, [r2, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    8918:	2102      	movs	r1, #2
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    891a:	2001      	movs	r0, #1
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
    891c:	6853      	ldr	r3, [r2, #4]
    891e:	4219      	tst	r1, r3
    8920:	d1fc      	bne.n	891c <_system_extint_init+0x30>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
    8922:	6853      	ldr	r3, [r2, #4]
    8924:	4218      	tst	r0, r3
    8926:	d009      	beq.n	893c <_system_extint_init+0x50>
    8928:	e7f8      	b.n	891c <_system_extint_init+0x30>

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    892a:	c304      	stmia	r3!, {r2}
#endif

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    892c:	428b      	cmp	r3, r1
    892e:	d1fc      	bne.n	892a <_system_extint_init+0x3e>
    8930:	2208      	movs	r2, #8
    8932:	4b0c      	ldr	r3, [pc, #48]	; (8964 <_system_extint_init+0x78>)
    8934:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    8936:	4b0c      	ldr	r3, [pc, #48]	; (8968 <_system_extint_init+0x7c>)
    8938:	4798      	blx	r3
}
    893a:	e009      	b.n	8950 <_system_extint_init+0x64>
		/* Wait for all hardware modules to complete synchronization */
	}

#if (EXTINT_CLOCK_SELECTION == EXTINT_CLK_GCLK)
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_GCLK;
    893c:	4a08      	ldr	r2, [pc, #32]	; (8960 <_system_extint_init+0x74>)
    893e:	7813      	ldrb	r3, [r2, #0]
    8940:	2110      	movs	r1, #16
    8942:	438b      	bics	r3, r1
    8944:	7013      	strb	r3, [r2, #0]
    8946:	4b09      	ldr	r3, [pc, #36]	; (896c <_system_extint_init+0x80>)
    8948:	0019      	movs	r1, r3
    894a:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    894c:	2200      	movs	r2, #0
    894e:	e7ec      	b.n	892a <_system_extint_init+0x3e>
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
}
    8950:	b003      	add	sp, #12
    8952:	bd00      	pop	{pc}
    8954:	40000800 	.word	0x40000800
    8958:	00009c31 	.word	0x00009c31
    895c:	00009bc1 	.word	0x00009bc1
    8960:	40002800 	.word	0x40002800
    8964:	e000e100 	.word	0xe000e100
    8968:	000088ad 	.word	0x000088ad
    896c:	20000e44 	.word	0x20000e44

00008970 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    8970:	2300      	movs	r3, #0
    8972:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    8974:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    8976:	2201      	movs	r2, #1
    8978:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
    897a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    897c:	3201      	adds	r2, #1
    897e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
    8980:	7243      	strb	r3, [r0, #9]
}
    8982:	4770      	bx	lr

00008984 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    8984:	b5f0      	push	{r4, r5, r6, r7, lr}
    8986:	b083      	sub	sp, #12
    8988:	0005      	movs	r5, r0
    898a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
    898c:	4b1b      	ldr	r3, [pc, #108]	; (89fc <extint_chan_set_config+0x78>)
    898e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    8990:	a901      	add	r1, sp, #4
    8992:	2300      	movs	r3, #0
    8994:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    8996:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    8998:	7923      	ldrb	r3, [r4, #4]
    899a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    899c:	7a23      	ldrb	r3, [r4, #8]
    899e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    89a0:	7820      	ldrb	r0, [r4, #0]
    89a2:	4b17      	ldr	r3, [pc, #92]	; (8a00 <extint_chan_set_config+0x7c>)
    89a4:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    89a6:	2000      	movs	r0, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    89a8:	2d1f      	cmp	r5, #31
    89aa:	d800      	bhi.n	89ae <extint_chan_set_config+0x2a>
		/* Array of available EICs */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    89ac:	4815      	ldr	r0, [pc, #84]	; (8a04 <extint_chan_set_config+0x80>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    89ae:	2107      	movs	r1, #7
    89b0:	4029      	ands	r1, r5
    89b2:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    89b4:	7ae2      	ldrb	r2, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    89b6:	7aa3      	ldrb	r3, [r4, #10]
    89b8:	2b00      	cmp	r3, #0
    89ba:	d001      	beq.n	89c0 <extint_chan_set_config+0x3c>
		new_config |= EIC_CONFIG_FILTEN0;
    89bc:	2308      	movs	r3, #8
    89be:	431a      	orrs	r2, r3
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
    89c0:	08eb      	lsrs	r3, r5, #3
    89c2:	009b      	lsls	r3, r3, #2
    89c4:	18c3      	adds	r3, r0, r3
		= (EIC_module->CONFIG[channel / 8].reg &
    89c6:	69de      	ldr	r6, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    89c8:	270f      	movs	r7, #15
    89ca:	408f      	lsls	r7, r1
    89cc:	43be      	bics	r6, r7
    89ce:	408a      	lsls	r2, r1
    89d0:	4332      	orrs	r2, r6
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    89d2:	61da      	str	r2, [r3, #28]
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
#if (SAMC21)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
    89d4:	7a63      	ldrb	r3, [r4, #9]
    89d6:	2b00      	cmp	r3, #0
    89d8:	d005      	beq.n	89e6 <extint_chan_set_config+0x62>
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
    89da:	6982      	ldr	r2, [r0, #24]
    89dc:	2301      	movs	r3, #1
    89de:	40ab      	lsls	r3, r5
    89e0:	4313      	orrs	r3, r2
    89e2:	6183      	str	r3, [r0, #24]
    89e4:	e006      	b.n	89f4 <extint_chan_set_config+0x70>
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
    89e6:	6983      	ldr	r3, [r0, #24]
    89e8:	2201      	movs	r2, #1
    89ea:	40aa      	lsls	r2, r5
    89ec:	041b      	lsls	r3, r3, #16
    89ee:	0c1b      	lsrs	r3, r3, #16
    89f0:	4393      	bics	r3, r2
    89f2:	6183      	str	r3, [r0, #24]
	}
#endif
	_extint_enable();
    89f4:	4b04      	ldr	r3, [pc, #16]	; (8a08 <extint_chan_set_config+0x84>)
    89f6:	4798      	blx	r3
}
    89f8:	b003      	add	sp, #12
    89fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    89fc:	000088cd 	.word	0x000088cd
    8a00:	00009d2d 	.word	0x00009d2d
    8a04:	40002800 	.word	0x40002800
    8a08:	000088ad 	.word	0x000088ad

00008a0c <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
    8a0c:	b510      	push	{r4, lr}
			break;

		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
    8a0e:	4a1f      	ldr	r2, [pc, #124]	; (8a8c <nvm_set_config+0x80>)
    8a10:	6991      	ldr	r1, [r2, #24]
    8a12:	2304      	movs	r3, #4
    8a14:	430b      	orrs	r3, r1
    8a16:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8a18:	4b1d      	ldr	r3, [pc, #116]	; (8a90 <nvm_set_config+0x84>)
    8a1a:	2220      	movs	r2, #32
    8a1c:	32ff      	adds	r2, #255	; 0xff
    8a1e:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
    8a20:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8a22:	2305      	movs	r3, #5

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8a24:	07d2      	lsls	r2, r2, #31
    8a26:	d52e      	bpl.n	8a86 <nvm_set_config+0x7a>
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    8a28:	7903      	ldrb	r3, [r0, #4]
		cache_disable_value = 0x02;
    8a2a:	2402      	movs	r4, #2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#else
	uint8_t cache_disable_value =  0;
	if (config->disable_rww_cache == false) {
    8a2c:	2b00      	cmp	r3, #0
    8a2e:	d000      	beq.n	8a32 <nvm_set_config+0x26>
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
    8a30:	78c4      	ldrb	r4, [r0, #3]
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
			NVMCTRL_CTRLB_RWS(config->wait_states) |
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
    8a32:	7803      	ldrb	r3, [r0, #0]
    8a34:	021b      	lsls	r3, r3, #8
    8a36:	22c0      	movs	r2, #192	; 0xc0
    8a38:	0092      	lsls	r2, r2, #2
    8a3a:	4013      	ands	r3, r2
    8a3c:	7842      	ldrb	r2, [r0, #1]
    8a3e:	01d2      	lsls	r2, r2, #7
    8a40:	21ff      	movs	r1, #255	; 0xff
    8a42:	400a      	ands	r2, r1
    8a44:	4313      	orrs	r3, r2
    8a46:	0019      	movs	r1, r3
    8a48:	7882      	ldrb	r2, [r0, #2]
    8a4a:	0052      	lsls	r2, r2, #1
    8a4c:	231e      	movs	r3, #30
    8a4e:	401a      	ands	r2, r3
    8a50:	000b      	movs	r3, r1
    8a52:	4313      	orrs	r3, r2
    8a54:	7942      	ldrb	r2, [r0, #5]
    8a56:	0412      	lsls	r2, r2, #16
    8a58:	21c0      	movs	r1, #192	; 0xc0
    8a5a:	0289      	lsls	r1, r1, #10
    8a5c:	400a      	ands	r2, r1
    8a5e:	4313      	orrs	r3, r2
    8a60:	04a4      	lsls	r4, r4, #18
    8a62:	4323      	orrs	r3, r4
		cache_disable_value = 0x02;
	} else {
		cache_disable_value = (config->disable_cache & 0x01);
	}
	/* Writing configuration to the CTRLB register */
	nvm_module->CTRLB.reg =
    8a64:	4a0a      	ldr	r2, [pc, #40]	; (8a90 <nvm_set_config+0x84>)
    8a66:	6053      	str	r3, [r2, #4]
			(cache_disable_value << NVMCTRL_CTRLB_CACHEDIS_Pos) |
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
#endif

	/* Initialize the internal device struct */
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
    8a68:	6893      	ldr	r3, [r2, #8]
    8a6a:	035b      	lsls	r3, r3, #13
    8a6c:	0f5b      	lsrs	r3, r3, #29
    8a6e:	4909      	ldr	r1, [pc, #36]	; (8a94 <nvm_set_config+0x88>)
    8a70:	2408      	movs	r4, #8
    8a72:	409c      	lsls	r4, r3
    8a74:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
    8a76:	6893      	ldr	r3, [r2, #8]
    8a78:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
    8a7a:	7843      	ldrb	r3, [r0, #1]
    8a7c:	710b      	strb	r3, [r1, #4]

	/* If the security bit is set, the auxiliary space cannot be written */
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    8a7e:	8b13      	ldrh	r3, [r2, #24]
    8a80:	05db      	lsls	r3, r3, #23
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
    8a82:	0fdb      	lsrs	r3, r3, #31
    8a84:	011b      	lsls	r3, r3, #4
}
    8a86:	0018      	movs	r0, r3
    8a88:	bd10      	pop	{r4, pc}
    8a8a:	46c0      	nop			; (mov r8, r8)
    8a8c:	40000800 	.word	0x40000800
    8a90:	41004000 	.word	0x41004000
    8a94:	20000cec 	.word	0x20000cec

00008a98 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
    8a98:	b530      	push	{r4, r5, lr}
    8a9a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
    8a9c:	4a26      	ldr	r2, [pc, #152]	; (8b38 <nvm_execute_command+0xa0>)
    8a9e:	8810      	ldrh	r0, [r2, #0]
    8aa0:	8853      	ldrh	r3, [r2, #2]
    8aa2:	4343      	muls	r3, r0
    8aa4:	428b      	cmp	r3, r1
    8aa6:	d20b      	bcs.n	8ac0 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
    8aa8:	2280      	movs	r2, #128	; 0x80
    8aaa:	0192      	lsls	r2, r2, #6
    8aac:	4b23      	ldr	r3, [pc, #140]	; (8b3c <nvm_execute_command+0xa4>)
    8aae:	18cb      	adds	r3, r1, r3
    8ab0:	4293      	cmp	r3, r2
    8ab2:	d905      	bls.n	8ac0 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8ab4:	2018      	movs	r0, #24

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8ab6:	4a22      	ldr	r2, [pc, #136]	; (8b40 <nvm_execute_command+0xa8>)
    8ab8:	4b22      	ldr	r3, [pc, #136]	; (8b44 <nvm_execute_command+0xac>)
    8aba:	18cb      	adds	r3, r1, r3
    8abc:	4293      	cmp	r3, r2
    8abe:	d839      	bhi.n	8b34 <nvm_execute_command+0x9c>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
    8ac0:	4a21      	ldr	r2, [pc, #132]	; (8b48 <nvm_execute_command+0xb0>)
    8ac2:	6855      	ldr	r5, [r2, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
    8ac4:	4b21      	ldr	r3, [pc, #132]	; (8b4c <nvm_execute_command+0xb4>)
    8ac6:	402b      	ands	r3, r5
    8ac8:	2080      	movs	r0, #128	; 0x80
    8aca:	02c0      	lsls	r0, r0, #11
    8acc:	4303      	orrs	r3, r0
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2)))) 
    8ace:	6053      	str	r3, [r2, #4]
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8ad0:	2320      	movs	r3, #32
    8ad2:	33ff      	adds	r3, #255	; 0xff
    8ad4:	8313      	strh	r3, [r2, #24]
    8ad6:	7d13      	ldrb	r3, [r2, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8ad8:	07db      	lsls	r3, r3, #31
    8ada:	d402      	bmi.n	8ae2 <nvm_execute_command+0x4a>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
    8adc:	6055      	str	r5, [r2, #4]
		return STATUS_BUSY;
    8ade:	2005      	movs	r0, #5
    8ae0:	e028      	b.n	8b34 <nvm_execute_command+0x9c>
	}

	switch (command) {
    8ae2:	2c45      	cmp	r4, #69	; 0x45
    8ae4:	d815      	bhi.n	8b12 <nvm_execute_command+0x7a>
    8ae6:	00a3      	lsls	r3, r4, #2
    8ae8:	4a19      	ldr	r2, [pc, #100]	; (8b50 <nvm_execute_command+0xb8>)
    8aea:	58d3      	ldr	r3, [r2, r3]
    8aec:	469f      	mov	pc, r3
		/* Commands requiring address (protected) */
		case NVM_COMMAND_ERASE_AUX_ROW:
		case NVM_COMMAND_WRITE_AUX_ROW:

			/* Auxiliary space cannot be accessed if the security bit is set */
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
    8aee:	4b16      	ldr	r3, [pc, #88]	; (8b48 <nvm_execute_command+0xb0>)
    8af0:	8b1b      	ldrh	r3, [r3, #24]
    8af2:	05db      	lsls	r3, r3, #23
    8af4:	d503      	bpl.n	8afe <nvm_execute_command+0x66>
				/* Restore the setting */
				nvm_module->CTRLB.reg = ctrlb_bak;
    8af6:	4b14      	ldr	r3, [pc, #80]	; (8b48 <nvm_execute_command+0xb0>)
    8af8:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
    8afa:	2010      	movs	r0, #16
    8afc:	e01a      	b.n	8b34 <nvm_execute_command+0x9c>
			}

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    8afe:	0889      	lsrs	r1, r1, #2
    8b00:	0049      	lsls	r1, r1, #1
    8b02:	4b11      	ldr	r3, [pc, #68]	; (8b48 <nvm_execute_command+0xb0>)
    8b04:	61d9      	str	r1, [r3, #28]
			break;
    8b06:	e008      	b.n	8b1a <nvm_execute_command+0x82>
		case NVM_COMMAND_RWWEE_ERASE_ROW:
		case NVM_COMMAND_RWWEE_WRITE_PAGE:
#endif

			/* Set address, command will be issued elsewhere */
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
    8b08:	0889      	lsrs	r1, r1, #2
    8b0a:	0049      	lsls	r1, r1, #1
    8b0c:	4b0e      	ldr	r3, [pc, #56]	; (8b48 <nvm_execute_command+0xb0>)
    8b0e:	61d9      	str	r1, [r3, #28]
			break;
    8b10:	e003      	b.n	8b1a <nvm_execute_command+0x82>
		case NVM_COMMAND_EXIT_LOW_POWER_MODE:
			break;

		default:
			/* Restore the setting */
			nvm_module->CTRLB.reg = ctrlb_bak;
    8b12:	4b0d      	ldr	r3, [pc, #52]	; (8b48 <nvm_execute_command+0xb0>)
    8b14:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
    8b16:	2017      	movs	r0, #23
    8b18:	e00c      	b.n	8b34 <nvm_execute_command+0x9c>
	}

	/* Set command */
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
    8b1a:	20a5      	movs	r0, #165	; 0xa5
    8b1c:	0200      	lsls	r0, r0, #8
    8b1e:	4304      	orrs	r4, r0
    8b20:	4b09      	ldr	r3, [pc, #36]	; (8b48 <nvm_execute_command+0xb0>)
    8b22:	801c      	strh	r4, [r3, #0]
    8b24:	0019      	movs	r1, r3

	/* Wait for the NVM controller to become ready */
	while (!nvm_is_ready()) {
    8b26:	2201      	movs	r2, #1
    8b28:	7d0b      	ldrb	r3, [r1, #20]
    8b2a:	4213      	tst	r3, r2
    8b2c:	d0fc      	beq.n	8b28 <nvm_execute_command+0x90>
	}

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;
    8b2e:	4b06      	ldr	r3, [pc, #24]	; (8b48 <nvm_execute_command+0xb0>)
    8b30:	605d      	str	r5, [r3, #4]

	return STATUS_OK;
    8b32:	2000      	movs	r0, #0
}
    8b34:	bd30      	pop	{r4, r5, pc}
    8b36:	46c0      	nop			; (mov r8, r8)
    8b38:	20000cec 	.word	0x20000cec
    8b3c:	ff7fc000 	.word	0xff7fc000
    8b40:	00001fff 	.word	0x00001fff
    8b44:	ffc00000 	.word	0xffc00000
    8b48:	41004000 	.word	0x41004000
    8b4c:	fff3ffff 	.word	0xfff3ffff
    8b50:	0000a7b0 	.word	0x0000a7b0

00008b54 <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
    8b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    8b56:	4b2b      	ldr	r3, [pc, #172]	; (8c04 <nvm_write_buffer+0xb0>)
    8b58:	881c      	ldrh	r4, [r3, #0]
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
    8b5a:	885b      	ldrh	r3, [r3, #2]
    8b5c:	4363      	muls	r3, r4
    8b5e:	4283      	cmp	r3, r0
    8b60:	d207      	bcs.n	8b72 <nvm_write_buffer+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8b62:	2318      	movs	r3, #24

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8b64:	4e28      	ldr	r6, [pc, #160]	; (8c08 <nvm_write_buffer+0xb4>)
    8b66:	4d29      	ldr	r5, [pc, #164]	; (8c0c <nvm_write_buffer+0xb8>)
    8b68:	1945      	adds	r5, r0, r5
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    8b6a:	2701      	movs	r7, #1

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8b6c:	42b5      	cmp	r5, r6
    8b6e:	d901      	bls.n	8b74 <nvm_write_buffer+0x20>
    8b70:	e046      	b.n	8c00 <nvm_write_buffer+0xac>
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
#ifdef FEATURE_NVM_RWWEE
	bool is_rww_eeprom = false;
    8b72:	2700      	movs	r7, #0
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    8b74:	2317      	movs	r3, #23
	//if (destination_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    8b76:	4294      	cmp	r4, r2
    8b78:	d342      	bcc.n	8c00 <nvm_write_buffer+0xac>
    8b7a:	4b25      	ldr	r3, [pc, #148]	; (8c10 <nvm_write_buffer+0xbc>)
    8b7c:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8b7e:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8b80:	07e4      	lsls	r4, r4, #31
    8b82:	d53d      	bpl.n	8c00 <nvm_write_buffer+0xac>
		return STATUS_BUSY;
	}

	/* Erase the page buffer before buffering new data */
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
    8b84:	4c23      	ldr	r4, [pc, #140]	; (8c14 <nvm_write_buffer+0xc0>)
    8b86:	4b22      	ldr	r3, [pc, #136]	; (8c10 <nvm_write_buffer+0xbc>)
    8b88:	801c      	strh	r4, [r3, #0]
    8b8a:	001d      	movs	r5, r3

	/* Check if the module is busy */
	while (!nvm_is_ready()) {
    8b8c:	2401      	movs	r4, #1
    8b8e:	7d2b      	ldrb	r3, [r5, #20]
    8b90:	4223      	tst	r3, r4
    8b92:	d0fc      	beq.n	8b8e <nvm_write_buffer+0x3a>
		/* Force-wait for the buffer clear to complete */
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8b94:	2420      	movs	r4, #32
    8b96:	34ff      	adds	r4, #255	; 0xff
    8b98:	4b1d      	ldr	r3, [pc, #116]	; (8c10 <nvm_write_buffer+0xbc>)
    8b9a:	831c      	strh	r4, [r3, #24]

	uint32_t nvm_address = destination_address / 2;
    8b9c:	0846      	lsrs	r6, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8b9e:	2a00      	cmp	r2, #0
    8ba0:	d029      	beq.n	8bf6 <nvm_write_buffer+0xa2>
    8ba2:	0076      	lsls	r6, r6, #1
    8ba4:	2300      	movs	r3, #0
		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8ba6:	1e54      	subs	r4, r2, #1
    8ba8:	46a4      	mov	ip, r4
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    8baa:	5ccd      	ldrb	r5, [r1, r3]

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8bac:	4563      	cmp	r3, ip
    8bae:	db01      	blt.n	8bb4 <nvm_write_buffer+0x60>
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		uint16_t data;

		/* Copy first byte of the 16-bit chunk to the temporary buffer */
		data = buffer[i];
    8bb0:	b2ac      	uxth	r4, r5
    8bb2:	e003      	b.n	8bbc <nvm_write_buffer+0x68>

		/* If we are not at the end of a write request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
			data |= (buffer[i + 1] << 8);
    8bb4:	18cc      	adds	r4, r1, r3
    8bb6:	7864      	ldrb	r4, [r4, #1]
    8bb8:	0224      	lsls	r4, r4, #8
    8bba:	432c      	orrs	r4, r5
		}

		/* Store next 16-bit chunk to the NVM memory space */
		NVM_MEMORY[nvm_address++] = data;
    8bbc:	8034      	strh	r4, [r6, #0]

	uint32_t nvm_address = destination_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8bbe:	3302      	adds	r3, #2
    8bc0:	b29b      	uxth	r3, r3
    8bc2:	3602      	adds	r6, #2
    8bc4:	429a      	cmp	r2, r3
    8bc6:	d8f0      	bhi.n	8baa <nvm_write_buffer+0x56>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8bc8:	4b0e      	ldr	r3, [pc, #56]	; (8c04 <nvm_write_buffer+0xb0>)
    8bca:	7919      	ldrb	r1, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    8bcc:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8bce:	2900      	cmp	r1, #0
    8bd0:	d116      	bne.n	8c00 <nvm_write_buffer+0xac>
    8bd2:	2a3f      	cmp	r2, #63	; 0x3f
    8bd4:	d814      	bhi.n	8c00 <nvm_write_buffer+0xac>
#ifdef FEATURE_NVM_RWWEE
	 return ((is_rww_eeprom) ?
    8bd6:	2f00      	cmp	r7, #0
    8bd8:	d006      	beq.n	8be8 <nvm_write_buffer+0x94>
    8bda:	2200      	movs	r2, #0
    8bdc:	0001      	movs	r1, r0
    8bde:	201c      	movs	r0, #28
    8be0:	4b0d      	ldr	r3, [pc, #52]	; (8c18 <nvm_write_buffer+0xc4>)
    8be2:	4798      	blx	r3
    8be4:	0003      	movs	r3, r0
    8be6:	e00b      	b.n	8c00 <nvm_write_buffer+0xac>
    8be8:	2200      	movs	r2, #0
    8bea:	0001      	movs	r1, r0
    8bec:	2004      	movs	r0, #4
    8bee:	4b0a      	ldr	r3, [pc, #40]	; (8c18 <nvm_write_buffer+0xc4>)
    8bf0:	4798      	blx	r3
    8bf2:	0003      	movs	r3, r0
    8bf4:	e004      	b.n	8c00 <nvm_write_buffer+0xac>
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8bf6:	4b03      	ldr	r3, [pc, #12]	; (8c04 <nvm_write_buffer+0xb0>)
    8bf8:	791a      	ldrb	r2, [r3, #4]
		return nvm_execute_command(NVM_COMMAND_WRITE_PAGE,
				destination_address, 0);
#endif
	}

	return STATUS_OK;
    8bfa:	2300      	movs	r3, #0
	}

	/* If automatic page write mode is enable, then perform a manual NVM
	 * write when the length of data to be programmed is less than page size
	 */
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
    8bfc:	2a00      	cmp	r2, #0
    8bfe:	d0ea      	beq.n	8bd6 <nvm_write_buffer+0x82>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
    8c00:	0018      	movs	r0, r3
    8c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8c04:	20000cec 	.word	0x20000cec
    8c08:	00001fff 	.word	0x00001fff
    8c0c:	ffc00000 	.word	0xffc00000
    8c10:	41004000 	.word	0x41004000
    8c14:	ffffa544 	.word	0xffffa544
    8c18:	00008a99 	.word	0x00008a99

00008c1c <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
    8c1c:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    8c1e:	4b19      	ldr	r3, [pc, #100]	; (8c84 <nvm_read_buffer+0x68>)
    8c20:	881c      	ldrh	r4, [r3, #0]
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
	/* Check if the source address is valid */
	if (source_address >
    8c22:	885b      	ldrh	r3, [r3, #2]
    8c24:	4363      	muls	r3, r4
    8c26:	4283      	cmp	r3, r0
    8c28:	d205      	bcs.n	8c36 <nvm_read_buffer+0x1a>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8c2a:	2318      	movs	r3, #24
{
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8c2c:	4e16      	ldr	r6, [pc, #88]	; (8c88 <nvm_read_buffer+0x6c>)
    8c2e:	4d17      	ldr	r5, [pc, #92]	; (8c8c <nvm_read_buffer+0x70>)
    8c30:	1945      	adds	r5, r0, r5
    8c32:	42b5      	cmp	r5, r6
    8c34:	d823      	bhi.n	8c7e <nvm_read_buffer+0x62>
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
		return STATUS_ERR_INVALID_ARG;
    8c36:	2317      	movs	r3, #23
	//if (source_address & (_nvm_dev.page_size - 1)) {
		//return STATUS_ERR_BAD_ADDRESS;
	//}

	/* Check if the write length is longer than an NVM page */
	if (length > _nvm_dev.page_size) {
    8c38:	4294      	cmp	r4, r2
    8c3a:	d320      	bcc.n	8c7e <nvm_read_buffer+0x62>
    8c3c:	4b14      	ldr	r3, [pc, #80]	; (8c90 <nvm_read_buffer+0x74>)
    8c3e:	7d1c      	ldrb	r4, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8c40:	2305      	movs	r3, #5

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8c42:	07e4      	lsls	r4, r4, #31
    8c44:	d51b      	bpl.n	8c7e <nvm_read_buffer+0x62>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8c46:	2420      	movs	r4, #32
    8c48:	34ff      	adds	r4, #255	; 0xff
    8c4a:	4b11      	ldr	r3, [pc, #68]	; (8c90 <nvm_read_buffer+0x74>)
    8c4c:	831c      	strh	r4, [r3, #24]

	uint32_t page_address = source_address / 2;
    8c4e:	0840      	lsrs	r0, r0, #1

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8c50:	2a00      	cmp	r2, #0
    8c52:	d013      	beq.n	8c7c <nvm_read_buffer+0x60>
    8c54:	0040      	lsls	r0, r0, #1
    8c56:	2500      	movs	r5, #0
		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8c58:	1e56      	subs	r6, r2, #1
    8c5a:	182b      	adds	r3, r5, r0

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
		/* Fetch next 16-bit chunk from the NVM memory space */
		uint16_t data = NVM_MEMORY[page_address++];
    8c5c:	881c      	ldrh	r4, [r3, #0]
    8c5e:	b2a4      	uxth	r4, r4

		/* Copy first byte of the 16-bit chunk to the destination buffer */
		buffer[i] = (data & 0xFF);
    8c60:	042b      	lsls	r3, r5, #16
    8c62:	0c1b      	lsrs	r3, r3, #16
    8c64:	54cc      	strb	r4, [r1, r3]

		/* If we are not at the end of a read request with an odd byte count,
		 * store the next byte of data as well */
		if (i < (length - 1)) {
    8c66:	42b3      	cmp	r3, r6
    8c68:	da02      	bge.n	8c70 <nvm_read_buffer+0x54>
			buffer[i + 1] = (data >> 8);
    8c6a:	18cb      	adds	r3, r1, r3
    8c6c:	0a24      	lsrs	r4, r4, #8
    8c6e:	705c      	strb	r4, [r3, #1]
    8c70:	3502      	adds	r5, #2

	uint32_t page_address = source_address / 2;

	/* NVM _must_ be accessed as a series of 16-bit words, perform manual copy
	 * to ensure alignment */
	for (uint16_t i = 0; i < length; i += 2) {
    8c72:	b2ab      	uxth	r3, r5
    8c74:	429a      	cmp	r2, r3
    8c76:	d8f0      	bhi.n	8c5a <nvm_read_buffer+0x3e>
		if (i < (length - 1)) {
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
    8c78:	2300      	movs	r3, #0
    8c7a:	e000      	b.n	8c7e <nvm_read_buffer+0x62>
    8c7c:	2300      	movs	r3, #0
}
    8c7e:	0018      	movs	r0, r3
    8c80:	bd70      	pop	{r4, r5, r6, pc}
    8c82:	46c0      	nop			; (mov r8, r8)
    8c84:	20000cec 	.word	0x20000cec
    8c88:	00001fff 	.word	0x00001fff
    8c8c:	ffc00000 	.word	0xffc00000
    8c90:	41004000 	.word	0x41004000

00008c94 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
    8c94:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
    8c96:	4a1a      	ldr	r2, [pc, #104]	; (8d00 <nvm_erase_row+0x6c>)
    8c98:	8813      	ldrh	r3, [r2, #0]
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
    8c9a:	8852      	ldrh	r2, [r2, #2]
    8c9c:	435a      	muls	r2, r3
    8c9e:	4282      	cmp	r2, r0
    8ca0:	d207      	bcs.n	8cb2 <nvm_erase_row+0x1e>
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
    8ca2:	2218      	movs	r2, #24

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
    8ca4:	4c17      	ldr	r4, [pc, #92]	; (8d04 <nvm_erase_row+0x70>)
    8ca6:	4918      	ldr	r1, [pc, #96]	; (8d08 <nvm_erase_row+0x74>)
    8ca8:	1841      	adds	r1, r0, r1
    8caa:	42a1      	cmp	r1, r4
    8cac:	d826      	bhi.n	8cfc <nvm_erase_row+0x68>
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
		}
		is_rww_eeprom = true;
    8cae:	2101      	movs	r1, #1
    8cb0:	e000      	b.n	8cb4 <nvm_erase_row+0x20>
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
#ifdef FEATURE_NVM_RWWEE
		bool is_rww_eeprom = false;
    8cb2:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    8cb4:	009b      	lsls	r3, r3, #2
    8cb6:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
    8cb8:	2218      	movs	r2, #24
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
    8cba:	4218      	tst	r0, r3
    8cbc:	d11e      	bne.n	8cfc <nvm_erase_row+0x68>
    8cbe:	4b13      	ldr	r3, [pc, #76]	; (8d0c <nvm_erase_row+0x78>)
    8cc0:	7d1b      	ldrb	r3, [r3, #20]
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
    8cc2:	3a13      	subs	r2, #19

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
    8cc4:	07db      	lsls	r3, r3, #31
    8cc6:	d519      	bpl.n	8cfc <nvm_erase_row+0x68>
		return STATUS_BUSY;
	}

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    8cc8:	4b10      	ldr	r3, [pc, #64]	; (8d0c <nvm_erase_row+0x78>)
    8cca:	2220      	movs	r2, #32
    8ccc:	32ff      	adds	r2, #255	; 0xff
    8cce:	831a      	strh	r2, [r3, #24]

	/* Set address and command */
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
    8cd0:	0880      	lsrs	r0, r0, #2
    8cd2:	0040      	lsls	r0, r0, #1
    8cd4:	61d8      	str	r0, [r3, #28]
		NVM_MEMORY[row_address / 2] = 0x0;
	}
#endif

#ifdef FEATURE_NVM_RWWEE
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
    8cd6:	2900      	cmp	r1, #0
    8cd8:	d101      	bne.n	8cde <nvm_erase_row+0x4a>
    8cda:	4a0d      	ldr	r2, [pc, #52]	; (8d10 <nvm_erase_row+0x7c>)
    8cdc:	e000      	b.n	8ce0 <nvm_erase_row+0x4c>
    8cde:	4a0d      	ldr	r2, [pc, #52]	; (8d14 <nvm_erase_row+0x80>)
    8ce0:	4b0a      	ldr	r3, [pc, #40]	; (8d0c <nvm_erase_row+0x78>)
    8ce2:	801a      	strh	r2, [r3, #0]
    8ce4:	0019      	movs	r1, r3
								(NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY));
#else
	nvm_module->CTRLA.reg = NVM_COMMAND_ERASE_ROW | NVMCTRL_CTRLA_CMDEX_KEY;
#endif

	while (!nvm_is_ready()) {
    8ce6:	2201      	movs	r2, #1
    8ce8:	7d0b      	ldrb	r3, [r1, #20]
    8cea:	4213      	tst	r3, r2
    8cec:	d0fc      	beq.n	8ce8 <nvm_erase_row+0x54>
	}

	/* There existed error in NVM erase operation */
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
    8cee:	4b07      	ldr	r3, [pc, #28]	; (8d0c <nvm_erase_row+0x78>)
    8cf0:	8b1a      	ldrh	r2, [r3, #24]
    8cf2:	231c      	movs	r3, #28
    8cf4:	401a      	ands	r2, r3
		return STATUS_ABORTED;
	}

	return STATUS_OK;
    8cf6:	1e50      	subs	r0, r2, #1
    8cf8:	4182      	sbcs	r2, r0
    8cfa:	0092      	lsls	r2, r2, #2
}
    8cfc:	0010      	movs	r0, r2
    8cfe:	bd10      	pop	{r4, pc}
    8d00:	20000cec 	.word	0x20000cec
    8d04:	00001fff 	.word	0x00001fff
    8d08:	ffc00000 	.word	0xffc00000
    8d0c:	41004000 	.word	0x41004000
    8d10:	0000a502 	.word	0x0000a502
    8d14:	0000a51a 	.word	0x0000a51a

00008d18 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    8d18:	b500      	push	{lr}
    8d1a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    8d1c:	ab01      	add	r3, sp, #4
    8d1e:	2280      	movs	r2, #128	; 0x80
    8d20:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    8d22:	780a      	ldrb	r2, [r1, #0]
    8d24:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    8d26:	784a      	ldrb	r2, [r1, #1]
    8d28:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    8d2a:	788a      	ldrb	r2, [r1, #2]
    8d2c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    8d2e:	0019      	movs	r1, r3
    8d30:	4b01      	ldr	r3, [pc, #4]	; (8d38 <port_pin_set_config+0x20>)
    8d32:	4798      	blx	r3
}
    8d34:	b003      	add	sp, #12
    8d36:	bd00      	pop	{pc}
    8d38:	00009d2d 	.word	0x00009d2d

00008d3c <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    8d3c:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8d3e:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8d40:	2340      	movs	r3, #64	; 0x40
    8d42:	2400      	movs	r4, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    8d44:	4281      	cmp	r1, r0
    8d46:	d201      	bcs.n	8d4c <_sercom_get_sync_baud_val+0x10>
    8d48:	e00a      	b.n	8d60 <_sercom_get_sync_baud_val+0x24>

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
		baud_calculated++;
    8d4a:	001c      	movs	r4, r3
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    8d4c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    8d4e:	1c63      	adds	r3, r4, #1
    8d50:	b29b      	uxth	r3, r3
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    8d52:	4288      	cmp	r0, r1
    8d54:	d9f9      	bls.n	8d4a <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    8d56:	2340      	movs	r3, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    8d58:	2cff      	cmp	r4, #255	; 0xff
    8d5a:	d801      	bhi.n	8d60 <_sercom_get_sync_baud_val+0x24>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    8d5c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    8d5e:	2300      	movs	r3, #0
	}
}
    8d60:	0018      	movs	r0, r3
    8d62:	bd10      	pop	{r4, pc}

00008d64 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    8d64:	b510      	push	{r4, lr}
    8d66:	b082      	sub	sp, #8
    8d68:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    8d6a:	4b0e      	ldr	r3, [pc, #56]	; (8da4 <sercom_set_gclk_generator+0x40>)
    8d6c:	781b      	ldrb	r3, [r3, #0]
    8d6e:	2b00      	cmp	r3, #0
    8d70:	d001      	beq.n	8d76 <sercom_set_gclk_generator+0x12>
    8d72:	2900      	cmp	r1, #0
    8d74:	d00d      	beq.n	8d92 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    8d76:	a901      	add	r1, sp, #4
    8d78:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    8d7a:	2012      	movs	r0, #18
    8d7c:	4b0a      	ldr	r3, [pc, #40]	; (8da8 <sercom_set_gclk_generator+0x44>)
    8d7e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    8d80:	2012      	movs	r0, #18
    8d82:	4b0a      	ldr	r3, [pc, #40]	; (8dac <sercom_set_gclk_generator+0x48>)
    8d84:	4798      	blx	r3

		/* Save config */
		_sercom_config.generator_source = generator_source;
    8d86:	4b07      	ldr	r3, [pc, #28]	; (8da4 <sercom_set_gclk_generator+0x40>)
    8d88:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    8d8a:	2201      	movs	r2, #1
    8d8c:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    8d8e:	2000      	movs	r0, #0
    8d90:	e006      	b.n	8da0 <sercom_set_gclk_generator+0x3c>
	} else if (generator_source == _sercom_config.generator_source) {
    8d92:	4b04      	ldr	r3, [pc, #16]	; (8da4 <sercom_set_gclk_generator+0x40>)
    8d94:	785b      	ldrb	r3, [r3, #1]
    8d96:	4283      	cmp	r3, r0
    8d98:	d001      	beq.n	8d9e <sercom_set_gclk_generator+0x3a>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    8d9a:	201d      	movs	r0, #29
    8d9c:	e000      	b.n	8da0 <sercom_set_gclk_generator+0x3c>
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config */
		return STATUS_OK;
    8d9e:	2000      	movs	r0, #0
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    8da0:	b002      	add	sp, #8
    8da2:	bd10      	pop	{r4, pc}
    8da4:	20000cf4 	.word	0x20000cf4
    8da8:	00009c31 	.word	0x00009c31
    8dac:	00009bc1 	.word	0x00009bc1

00008db0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    8db0:	4b44      	ldr	r3, [pc, #272]	; (8ec4 <_sercom_get_default_pad+0x114>)
    8db2:	4298      	cmp	r0, r3
    8db4:	d033      	beq.n	8e1e <_sercom_get_default_pad+0x6e>
    8db6:	d806      	bhi.n	8dc6 <_sercom_get_default_pad+0x16>
    8db8:	4b43      	ldr	r3, [pc, #268]	; (8ec8 <_sercom_get_default_pad+0x118>)
    8dba:	4298      	cmp	r0, r3
    8dbc:	d00d      	beq.n	8dda <_sercom_get_default_pad+0x2a>
    8dbe:	4b43      	ldr	r3, [pc, #268]	; (8ecc <_sercom_get_default_pad+0x11c>)
    8dc0:	4298      	cmp	r0, r3
    8dc2:	d01b      	beq.n	8dfc <_sercom_get_default_pad+0x4c>
    8dc4:	e06f      	b.n	8ea6 <_sercom_get_default_pad+0xf6>
    8dc6:	4b42      	ldr	r3, [pc, #264]	; (8ed0 <_sercom_get_default_pad+0x120>)
    8dc8:	4298      	cmp	r0, r3
    8dca:	d04a      	beq.n	8e62 <_sercom_get_default_pad+0xb2>
    8dcc:	4b41      	ldr	r3, [pc, #260]	; (8ed4 <_sercom_get_default_pad+0x124>)
    8dce:	4298      	cmp	r0, r3
    8dd0:	d058      	beq.n	8e84 <_sercom_get_default_pad+0xd4>
    8dd2:	4b41      	ldr	r3, [pc, #260]	; (8ed8 <_sercom_get_default_pad+0x128>)
    8dd4:	4298      	cmp	r0, r3
    8dd6:	d166      	bne.n	8ea6 <_sercom_get_default_pad+0xf6>
    8dd8:	e032      	b.n	8e40 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8dda:	2901      	cmp	r1, #1
    8ddc:	d006      	beq.n	8dec <_sercom_get_default_pad+0x3c>
    8dde:	2900      	cmp	r1, #0
    8de0:	d063      	beq.n	8eaa <_sercom_get_default_pad+0xfa>
    8de2:	2902      	cmp	r1, #2
    8de4:	d006      	beq.n	8df4 <_sercom_get_default_pad+0x44>
    8de6:	2903      	cmp	r1, #3
    8de8:	d006      	beq.n	8df8 <_sercom_get_default_pad+0x48>
    8dea:	e001      	b.n	8df0 <_sercom_get_default_pad+0x40>
    8dec:	483b      	ldr	r0, [pc, #236]	; (8edc <_sercom_get_default_pad+0x12c>)
    8dee:	e067      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8df0:	2000      	movs	r0, #0
    8df2:	e065      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8df4:	483a      	ldr	r0, [pc, #232]	; (8ee0 <_sercom_get_default_pad+0x130>)
    8df6:	e063      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8df8:	483a      	ldr	r0, [pc, #232]	; (8ee4 <_sercom_get_default_pad+0x134>)
    8dfa:	e061      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8dfc:	2901      	cmp	r1, #1
    8dfe:	d006      	beq.n	8e0e <_sercom_get_default_pad+0x5e>
    8e00:	2900      	cmp	r1, #0
    8e02:	d054      	beq.n	8eae <_sercom_get_default_pad+0xfe>
    8e04:	2902      	cmp	r1, #2
    8e06:	d006      	beq.n	8e16 <_sercom_get_default_pad+0x66>
    8e08:	2903      	cmp	r1, #3
    8e0a:	d006      	beq.n	8e1a <_sercom_get_default_pad+0x6a>
    8e0c:	e001      	b.n	8e12 <_sercom_get_default_pad+0x62>
    8e0e:	4836      	ldr	r0, [pc, #216]	; (8ee8 <_sercom_get_default_pad+0x138>)
    8e10:	e056      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8e12:	2000      	movs	r0, #0
    8e14:	e054      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8e16:	4835      	ldr	r0, [pc, #212]	; (8eec <_sercom_get_default_pad+0x13c>)
    8e18:	e052      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e1a:	4835      	ldr	r0, [pc, #212]	; (8ef0 <_sercom_get_default_pad+0x140>)
    8e1c:	e050      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e1e:	2901      	cmp	r1, #1
    8e20:	d006      	beq.n	8e30 <_sercom_get_default_pad+0x80>
    8e22:	2900      	cmp	r1, #0
    8e24:	d045      	beq.n	8eb2 <_sercom_get_default_pad+0x102>
    8e26:	2902      	cmp	r1, #2
    8e28:	d006      	beq.n	8e38 <_sercom_get_default_pad+0x88>
    8e2a:	2903      	cmp	r1, #3
    8e2c:	d006      	beq.n	8e3c <_sercom_get_default_pad+0x8c>
    8e2e:	e001      	b.n	8e34 <_sercom_get_default_pad+0x84>
    8e30:	4830      	ldr	r0, [pc, #192]	; (8ef4 <_sercom_get_default_pad+0x144>)
    8e32:	e045      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8e34:	2000      	movs	r0, #0
    8e36:	e043      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8e38:	482f      	ldr	r0, [pc, #188]	; (8ef8 <_sercom_get_default_pad+0x148>)
    8e3a:	e041      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e3c:	482f      	ldr	r0, [pc, #188]	; (8efc <_sercom_get_default_pad+0x14c>)
    8e3e:	e03f      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e40:	2901      	cmp	r1, #1
    8e42:	d006      	beq.n	8e52 <_sercom_get_default_pad+0xa2>
    8e44:	2900      	cmp	r1, #0
    8e46:	d036      	beq.n	8eb6 <_sercom_get_default_pad+0x106>
    8e48:	2902      	cmp	r1, #2
    8e4a:	d006      	beq.n	8e5a <_sercom_get_default_pad+0xaa>
    8e4c:	2903      	cmp	r1, #3
    8e4e:	d006      	beq.n	8e5e <_sercom_get_default_pad+0xae>
    8e50:	e001      	b.n	8e56 <_sercom_get_default_pad+0xa6>
    8e52:	482b      	ldr	r0, [pc, #172]	; (8f00 <_sercom_get_default_pad+0x150>)
    8e54:	e034      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8e56:	2000      	movs	r0, #0
    8e58:	e032      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8e5a:	482a      	ldr	r0, [pc, #168]	; (8f04 <_sercom_get_default_pad+0x154>)
    8e5c:	e030      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e5e:	482a      	ldr	r0, [pc, #168]	; (8f08 <_sercom_get_default_pad+0x158>)
    8e60:	e02e      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e62:	2901      	cmp	r1, #1
    8e64:	d006      	beq.n	8e74 <_sercom_get_default_pad+0xc4>
    8e66:	2900      	cmp	r1, #0
    8e68:	d027      	beq.n	8eba <_sercom_get_default_pad+0x10a>
    8e6a:	2902      	cmp	r1, #2
    8e6c:	d006      	beq.n	8e7c <_sercom_get_default_pad+0xcc>
    8e6e:	2903      	cmp	r1, #3
    8e70:	d006      	beq.n	8e80 <_sercom_get_default_pad+0xd0>
    8e72:	e001      	b.n	8e78 <_sercom_get_default_pad+0xc8>
    8e74:	4825      	ldr	r0, [pc, #148]	; (8f0c <_sercom_get_default_pad+0x15c>)
    8e76:	e023      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8e78:	2000      	movs	r0, #0
    8e7a:	e021      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8e7c:	4824      	ldr	r0, [pc, #144]	; (8f10 <_sercom_get_default_pad+0x160>)
    8e7e:	e01f      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e80:	4824      	ldr	r0, [pc, #144]	; (8f14 <_sercom_get_default_pad+0x164>)
    8e82:	e01d      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8e84:	2901      	cmp	r1, #1
    8e86:	d006      	beq.n	8e96 <_sercom_get_default_pad+0xe6>
    8e88:	2900      	cmp	r1, #0
    8e8a:	d018      	beq.n	8ebe <_sercom_get_default_pad+0x10e>
    8e8c:	2902      	cmp	r1, #2
    8e8e:	d006      	beq.n	8e9e <_sercom_get_default_pad+0xee>
    8e90:	2903      	cmp	r1, #3
    8e92:	d006      	beq.n	8ea2 <_sercom_get_default_pad+0xf2>
    8e94:	e001      	b.n	8e9a <_sercom_get_default_pad+0xea>
    8e96:	4820      	ldr	r0, [pc, #128]	; (8f18 <_sercom_get_default_pad+0x168>)
    8e98:	e012      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8e9a:	2000      	movs	r0, #0
    8e9c:	e010      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8e9e:	481f      	ldr	r0, [pc, #124]	; (8f1c <_sercom_get_default_pad+0x16c>)
    8ea0:	e00e      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8ea2:	481f      	ldr	r0, [pc, #124]	; (8f20 <_sercom_get_default_pad+0x170>)
    8ea4:	e00c      	b.n	8ec0 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    8ea6:	2000      	movs	r0, #0
    8ea8:	e00a      	b.n	8ec0 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    8eaa:	481e      	ldr	r0, [pc, #120]	; (8f24 <_sercom_get_default_pad+0x174>)
    8eac:	e008      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8eae:	481e      	ldr	r0, [pc, #120]	; (8f28 <_sercom_get_default_pad+0x178>)
    8eb0:	e006      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8eb2:	481e      	ldr	r0, [pc, #120]	; (8f2c <_sercom_get_default_pad+0x17c>)
    8eb4:	e004      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8eb6:	481e      	ldr	r0, [pc, #120]	; (8f30 <_sercom_get_default_pad+0x180>)
    8eb8:	e002      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8eba:	481e      	ldr	r0, [pc, #120]	; (8f34 <_sercom_get_default_pad+0x184>)
    8ebc:	e000      	b.n	8ec0 <_sercom_get_default_pad+0x110>
    8ebe:	481e      	ldr	r0, [pc, #120]	; (8f38 <_sercom_get_default_pad+0x188>)
	}

	Assert(false);
	return 0;
}
    8ec0:	4770      	bx	lr
    8ec2:	46c0      	nop			; (mov r8, r8)
    8ec4:	42000c00 	.word	0x42000c00
    8ec8:	42000400 	.word	0x42000400
    8ecc:	42000800 	.word	0x42000800
    8ed0:	42001400 	.word	0x42001400
    8ed4:	42001800 	.word	0x42001800
    8ed8:	42001000 	.word	0x42001000
    8edc:	00050003 	.word	0x00050003
    8ee0:	00060003 	.word	0x00060003
    8ee4:	00070003 	.word	0x00070003
    8ee8:	00110002 	.word	0x00110002
    8eec:	00120002 	.word	0x00120002
    8ef0:	00130002 	.word	0x00130002
    8ef4:	000d0002 	.word	0x000d0002
    8ef8:	000e0002 	.word	0x000e0002
    8efc:	000f0002 	.word	0x000f0002
    8f00:	00170002 	.word	0x00170002
    8f04:	00180002 	.word	0x00180002
    8f08:	00190002 	.word	0x00190002
    8f0c:	00290003 	.word	0x00290003
    8f10:	002a0003 	.word	0x002a0003
    8f14:	002b0003 	.word	0x002b0003
    8f18:	00230003 	.word	0x00230003
    8f1c:	00200003 	.word	0x00200003
    8f20:	00210003 	.word	0x00210003
    8f24:	00040003 	.word	0x00040003
    8f28:	00100002 	.word	0x00100002
    8f2c:	000c0002 	.word	0x000c0002
    8f30:	00160002 	.word	0x00160002
    8f34:	00280003 	.word	0x00280003
    8f38:	00220003 	.word	0x00220003

00008f3c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    8f3c:	b530      	push	{r4, r5, lr}
    8f3e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    8f40:	4b0c      	ldr	r3, [pc, #48]	; (8f74 <_sercom_get_sercom_inst_index+0x38>)
    8f42:	466a      	mov	r2, sp
    8f44:	cb32      	ldmia	r3!, {r1, r4, r5}
    8f46:	c232      	stmia	r2!, {r1, r4, r5}
    8f48:	cb32      	ldmia	r3!, {r1, r4, r5}
    8f4a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    8f4c:	9b00      	ldr	r3, [sp, #0]
    8f4e:	4283      	cmp	r3, r0
    8f50:	d006      	beq.n	8f60 <_sercom_get_sercom_inst_index+0x24>
    8f52:	2301      	movs	r3, #1
    8f54:	009a      	lsls	r2, r3, #2
    8f56:	4669      	mov	r1, sp
    8f58:	5852      	ldr	r2, [r2, r1]
    8f5a:	4282      	cmp	r2, r0
    8f5c:	d103      	bne.n	8f66 <_sercom_get_sercom_inst_index+0x2a>
    8f5e:	e000      	b.n	8f62 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8f60:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    8f62:	b2d8      	uxtb	r0, r3
    8f64:	e003      	b.n	8f6e <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    8f66:	3301      	adds	r3, #1
    8f68:	2b06      	cmp	r3, #6
    8f6a:	d1f3      	bne.n	8f54 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    8f6c:	2000      	movs	r0, #0
}
    8f6e:	b007      	add	sp, #28
    8f70:	bd30      	pop	{r4, r5, pc}
    8f72:	46c0      	nop			; (mov r8, r8)
    8f74:	0000a8c8 	.word	0x0000a8c8

00008f78 <SERCOM0_Handler>:
	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
}

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    8f78:	b510      	push	{r4, lr}
    8f7a:	4b02      	ldr	r3, [pc, #8]	; (8f84 <SERCOM0_Handler+0xc>)
    8f7c:	681b      	ldr	r3, [r3, #0]
    8f7e:	2000      	movs	r0, #0
    8f80:	4798      	blx	r3
    8f82:	bd10      	pop	{r4, pc}
    8f84:	20000cf8 	.word	0x20000cf8

00008f88 <SERCOM1_Handler>:
    8f88:	b510      	push	{r4, lr}
    8f8a:	4b02      	ldr	r3, [pc, #8]	; (8f94 <SERCOM1_Handler+0xc>)
    8f8c:	685b      	ldr	r3, [r3, #4]
    8f8e:	2001      	movs	r0, #1
    8f90:	4798      	blx	r3
    8f92:	bd10      	pop	{r4, pc}
    8f94:	20000cf8 	.word	0x20000cf8

00008f98 <SERCOM2_Handler>:
    8f98:	b510      	push	{r4, lr}
    8f9a:	4b02      	ldr	r3, [pc, #8]	; (8fa4 <SERCOM2_Handler+0xc>)
    8f9c:	689b      	ldr	r3, [r3, #8]
    8f9e:	2002      	movs	r0, #2
    8fa0:	4798      	blx	r3
    8fa2:	bd10      	pop	{r4, pc}
    8fa4:	20000cf8 	.word	0x20000cf8

00008fa8 <SERCOM3_Handler>:
    8fa8:	b510      	push	{r4, lr}
    8faa:	4b02      	ldr	r3, [pc, #8]	; (8fb4 <SERCOM3_Handler+0xc>)
    8fac:	68db      	ldr	r3, [r3, #12]
    8fae:	2003      	movs	r0, #3
    8fb0:	4798      	blx	r3
    8fb2:	bd10      	pop	{r4, pc}
    8fb4:	20000cf8 	.word	0x20000cf8

00008fb8 <SERCOM4_Handler>:
    8fb8:	b510      	push	{r4, lr}
    8fba:	4b02      	ldr	r3, [pc, #8]	; (8fc4 <SERCOM4_Handler+0xc>)
    8fbc:	691b      	ldr	r3, [r3, #16]
    8fbe:	2004      	movs	r0, #4
    8fc0:	4798      	blx	r3
    8fc2:	bd10      	pop	{r4, pc}
    8fc4:	20000cf8 	.word	0x20000cf8

00008fc8 <SERCOM5_Handler>:
    8fc8:	b510      	push	{r4, lr}
    8fca:	4b02      	ldr	r3, [pc, #8]	; (8fd4 <SERCOM5_Handler+0xc>)
    8fcc:	695b      	ldr	r3, [r3, #20]
    8fce:	2005      	movs	r0, #5
    8fd0:	4798      	blx	r3
    8fd2:	bd10      	pop	{r4, pc}
    8fd4:	20000cf8 	.word	0x20000cf8

00008fd8 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    8fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    8fda:	4657      	mov	r7, sl
    8fdc:	464e      	mov	r6, r9
    8fde:	4645      	mov	r5, r8
    8fe0:	b4e0      	push	{r5, r6, r7}
    8fe2:	b088      	sub	sp, #32
    8fe4:	4680      	mov	r8, r0
    8fe6:	000e      	movs	r6, r1
    8fe8:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    8fea:	0003      	movs	r3, r0
    8fec:	6019      	str	r1, [r3, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    8fee:	680b      	ldr	r3, [r1, #0]
    8ff0:	079b      	lsls	r3, r3, #30
    8ff2:	d400      	bmi.n	8ff6 <spi_init+0x1e>
    8ff4:	e0a7      	b.n	9146 <spi_init+0x16e>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
	Sercom *const hw = module->hw;

	uint32_t pad_pinmuxes[] = {
    8ff6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    8ff8:	9303      	str	r3, [sp, #12]
    8ffa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    8ffc:	9304      	str	r3, [sp, #16]
    8ffe:	6b13      	ldr	r3, [r2, #48]	; 0x30
    9000:	9305      	str	r3, [sp, #20]
    9002:	6b53      	ldr	r3, [r2, #52]	; 0x34
    9004:	9306      	str	r3, [sp, #24]
    9006:	2700      	movs	r7, #0
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    9008:	231f      	movs	r3, #31
    900a:	4699      	mov	r9, r3
    900c:	b2f9      	uxtb	r1, r7
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    900e:	00bb      	lsls	r3, r7, #2
    9010:	aa03      	add	r2, sp, #12
    9012:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    9014:	2800      	cmp	r0, #0
    9016:	d102      	bne.n	901e <spi_init+0x46>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    9018:	0030      	movs	r0, r6
    901a:	4baf      	ldr	r3, [pc, #700]	; (92d8 <spi_init+0x300>)
    901c:	4798      	blx	r3
		}

		if (current_pinmux == PINMUX_UNUSED) {
    901e:	1c43      	adds	r3, r0, #1
    9020:	d028      	beq.n	9074 <spi_init+0x9c>
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    9022:	0402      	lsls	r2, r0, #16
    9024:	0c13      	lsrs	r3, r2, #16
    9026:	469c      	mov	ip, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    9028:	0c00      	lsrs	r0, r0, #16
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    902a:	b2c1      	uxtb	r1, r0
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    902c:	2500      	movs	r5, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    902e:	0603      	lsls	r3, r0, #24
    9030:	d404      	bmi.n	903c <spi_init+0x64>
		return &(ports[port_index]->Group[group_index]);
    9032:	094b      	lsrs	r3, r1, #5
    9034:	01db      	lsls	r3, r3, #7
    9036:	2282      	movs	r2, #130	; 0x82
    9038:	05d2      	lsls	r2, r2, #23
    903a:	189d      	adds	r5, r3, r2
 */
static inline uint8_t system_pinmux_pin_get_mux_position(
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);
    903c:	464b      	mov	r3, r9
    903e:	400b      	ands	r3, r1

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    9040:	18e8      	adds	r0, r5, r3
    9042:	3040      	adds	r0, #64	; 0x40
    9044:	7800      	ldrb	r0, [r0, #0]
    9046:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    9048:	2080      	movs	r0, #128	; 0x80
		const uint8_t gpio_pin)
{
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_index = (gpio_pin % 32);

	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    904a:	4652      	mov	r2, sl
    904c:	07d2      	lsls	r2, r2, #31
    904e:	d50a      	bpl.n	9066 <spi_init+0x8e>
		return SYSTEM_PINMUX_GPIO;
	}

	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    9050:	085b      	lsrs	r3, r3, #1
    9052:	18eb      	adds	r3, r5, r3
    9054:	3330      	adds	r3, #48	; 0x30
    9056:	7818      	ldrb	r0, [r3, #0]
    9058:	b2c0      	uxtb	r0, r0

	if (pin_index & 1) {
    905a:	07cb      	lsls	r3, r1, #31
    905c:	d501      	bpl.n	9062 <spi_init+0x8a>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    905e:	0900      	lsrs	r0, r0, #4
    9060:	e001      	b.n	9066 <spi_init+0x8e>
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    9062:	230f      	movs	r3, #15
    9064:	4018      	ands	r0, r3

		if (current_pinmux == PINMUX_UNUSED) {
			continue;
		}

		if ((current_pinmux & 0xFFFF) !=
    9066:	4584      	cmp	ip, r0
    9068:	d004      	beq.n	9074 <spi_init+0x9c>
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
			module->hw = NULL;
    906a:	2300      	movs	r3, #0
    906c:	4642      	mov	r2, r8
    906e:	6013      	str	r3, [r2, #0]
			return STATUS_ERR_DENIED;
    9070:	201c      	movs	r0, #28
    9072:	e12b      	b.n	92cc <spi_init+0x2f4>
    9074:	3701      	adds	r7, #1
		config->pinmux_pad0, config->pinmux_pad1,
		config->pinmux_pad2, config->pinmux_pad3
	};

	/* Compare the current SERCOM pins against the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9076:	2f04      	cmp	r7, #4
    9078:	d1c8      	bne.n	900c <spi_init+0x34>
	}

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    907a:	2012      	movs	r0, #18
    907c:	4b97      	ldr	r3, [pc, #604]	; (92dc <spi_init+0x304>)
    907e:	4798      	blx	r3
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    9080:	7823      	ldrb	r3, [r4, #0]
	/* Value to read BAUD register */
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
    9082:	2700      	movs	r7, #0
	uint32_t addr = 0;
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and compare it */
	if (config->mode == SPI_MODE_MASTER) {
    9084:	2b01      	cmp	r3, #1
    9086:	d112      	bne.n	90ae <spi_init+0xd6>
		enum status_code error_code = _sercom_get_sync_baud_val(
    9088:	aa02      	add	r2, sp, #8
    908a:	0001      	movs	r1, r0
    908c:	69a0      	ldr	r0, [r4, #24]
    908e:	4b94      	ldr	r3, [pc, #592]	; (92e0 <spi_init+0x308>)
    9090:	4798      	blx	r3
    9092:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    9094:	2017      	movs	r0, #23
	if (config->mode == SPI_MODE_MASTER) {
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				external_clock, &baud);

		if (error_code != STATUS_OK) {
    9096:	2b00      	cmp	r3, #0
    9098:	d000      	beq.n	909c <spi_init+0xc4>
    909a:	e117      	b.n	92cc <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    909c:	7b33      	ldrb	r3, [r6, #12]
    909e:	b2db      	uxtb	r3, r3
    90a0:	aa02      	add	r2, sp, #8
    90a2:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    90a4:	3005      	adds	r0, #5
		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    90a6:	429a      	cmp	r2, r3
    90a8:	d000      	beq.n	90ac <spi_init+0xd4>
    90aa:	e10f      	b.n	92cc <spi_init+0x2f4>
			return STATUS_ERR_DENIED;
		}

		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    90ac:	370c      	adds	r7, #12
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    90ae:	7825      	ldrb	r5, [r4, #0]
    90b0:	2d00      	cmp	r5, #0
    90b2:	d114      	bne.n	90de <spi_init+0x106>
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    90b4:	6832      	ldr	r2, [r6, #0]
    90b6:	7fe3      	ldrb	r3, [r4, #31]
    90b8:	041b      	lsls	r3, r3, #16
    90ba:	7fa1      	ldrb	r1, [r4, #30]
    90bc:	430b      	orrs	r3, r1
			return STATUS_ERR_DENIED;
    90be:	201c      	movs	r0, #28
		ctrlb |= config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		addr |= (config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
    90c0:	4293      	cmp	r3, r2
    90c2:	d000      	beq.n	90c6 <spi_init+0xee>
    90c4:	e102      	b.n	92cc <spi_init+0x2f4>

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {

		/* Set frame format */
		ctrla |= config->mode_specific.slave.frame_format;
    90c6:	69a1      	ldr	r1, [r4, #24]

		/* Set address mode */
		ctrlb |= config->mode_specific.slave.address_mode;
    90c8:	8ba3      	ldrh	r3, [r4, #28]
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
		if (spi_module->CTRLA.reg != addr) {
			return STATUS_ERR_DENIED;
		}

		if (config->mode_specific.slave.preload_enable) {
    90ca:	2220      	movs	r2, #32
    90cc:	5ca2      	ldrb	r2, [r4, r2]
    90ce:	2a00      	cmp	r2, #0
    90d0:	d001      	beq.n	90d6 <spi_init+0xfe>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    90d2:	2240      	movs	r2, #64	; 0x40
    90d4:	4313      	orrs	r3, r2
		}
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x2);
    90d6:	2208      	movs	r2, #8
    90d8:	430a      	orrs	r2, r1
    90da:	4317      	orrs	r7, r2
    90dc:	e000      	b.n	90e0 <spi_init+0x108>
	uint16_t baud;
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
#  endif
	/* Value to read CTRLA, CTRLB and ADDR register */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
    90de:	2300      	movs	r3, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    90e0:	6862      	ldr	r2, [r4, #4]
    90e2:	68a1      	ldr	r1, [r4, #8]
    90e4:	430a      	orrs	r2, r1
    90e6:	68e1      	ldr	r1, [r4, #12]
    90e8:	430a      	orrs	r2, r1
    90ea:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    90ec:	7c21      	ldrb	r1, [r4, #16]
    90ee:	430b      	orrs	r3, r1

	if (config->run_in_standby) {
    90f0:	7c61      	ldrb	r1, [r4, #17]
    90f2:	2900      	cmp	r1, #0
    90f4:	d001      	beq.n	90fa <spi_init+0x122>
		/* Enable in sleep mode */
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    90f6:	2180      	movs	r1, #128	; 0x80
    90f8:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    90fa:	7ca1      	ldrb	r1, [r4, #18]
    90fc:	2900      	cmp	r1, #0
    90fe:	d002      	beq.n	9106 <spi_init+0x12e>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    9100:	2180      	movs	r1, #128	; 0x80
    9102:	0289      	lsls	r1, r1, #10
    9104:	430b      	orrs	r3, r1
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    9106:	7ce1      	ldrb	r1, [r4, #19]
    9108:	2900      	cmp	r1, #0
    910a:	d002      	beq.n	9112 <spi_init+0x13a>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    910c:	2180      	movs	r1, #128	; 0x80
    910e:	0089      	lsls	r1, r1, #2
    9110:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    9112:	7d21      	ldrb	r1, [r4, #20]
    9114:	2900      	cmp	r1, #0
    9116:	d002      	beq.n	911e <spi_init+0x146>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    9118:	2180      	movs	r1, #128	; 0x80
    911a:	0189      	lsls	r1, r1, #6
    911c:	430b      	orrs	r3, r1
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    911e:	6830      	ldr	r0, [r6, #0]
    9120:	2102      	movs	r1, #2
    9122:	430a      	orrs	r2, r1
    9124:	4282      	cmp	r2, r0
    9126:	d109      	bne.n	913c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
    9128:	6872      	ldr	r2, [r6, #4]
#  endif

	ctrla |= SERCOM_SPI_CTRLA_ENABLE;

	/* Check that same config is set */
	if (spi_module->CTRLA.reg == ctrla &&
    912a:	429a      	cmp	r2, r3
    912c:	d106      	bne.n	913c <spi_init+0x164>
			spi_module->CTRLB.reg == ctrlb) {
		module->mode           = config->mode;
    912e:	4643      	mov	r3, r8
    9130:	715d      	strb	r5, [r3, #5]
		module->character_size = config->character_size;
    9132:	7c23      	ldrb	r3, [r4, #16]
    9134:	4642      	mov	r2, r8
    9136:	7193      	strb	r3, [r2, #6]
		return STATUS_OK;
    9138:	2000      	movs	r0, #0
    913a:	e0c7      	b.n	92cc <spi_init+0x2f4>
	}

	/* Not same config, wipe module pointer and return */
	module->hw = NULL;
    913c:	2300      	movs	r3, #0
    913e:	4642      	mov	r2, r8
    9140:	6013      	str	r3, [r2, #0]

	return STATUS_ERR_DENIED;
    9142:	201c      	movs	r0, #28
    9144:	e0c2      	b.n	92cc <spi_init+0x2f4>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    9146:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    9148:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    914a:	07db      	lsls	r3, r3, #31
    914c:	d500      	bpl.n	9150 <spi_init+0x178>
    914e:	e0bd      	b.n	92cc <spi_init+0x2f4>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    9150:	0008      	movs	r0, r1
    9152:	4b64      	ldr	r3, [pc, #400]	; (92e4 <spi_init+0x30c>)
    9154:	4798      	blx	r3
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
    9156:	2805      	cmp	r0, #5
    9158:	d002      	beq.n	9160 <spi_init+0x188>
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
#  else
		return STATUS_ERR_INVALID_ARG;
#  endif
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    915a:	1c45      	adds	r5, r0, #1
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    915c:	3013      	adds	r0, #19
    915e:	e001      	b.n	9164 <spi_init+0x18c>
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    9160:	2019      	movs	r0, #25
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#elif (SAMC21) 
	if (sercom_index == 5) {
#  ifdef ID_SERCOM5
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    9162:	2506      	movs	r5, #6
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
    9164:	4960      	ldr	r1, [pc, #384]	; (92e8 <spi_init+0x310>)
    9166:	69ca      	ldr	r2, [r1, #28]
    9168:	2301      	movs	r3, #1
    916a:	40ab      	lsls	r3, r5
    916c:	4313      	orrs	r3, r2
    916e:	61cb      	str	r3, [r1, #28]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    9170:	a907      	add	r1, sp, #28
    9172:	2724      	movs	r7, #36	; 0x24
    9174:	5de3      	ldrb	r3, [r4, r7]
    9176:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    9178:	b2c5      	uxtb	r5, r0
    917a:	0028      	movs	r0, r5
    917c:	4b5b      	ldr	r3, [pc, #364]	; (92ec <spi_init+0x314>)
    917e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    9180:	0028      	movs	r0, r5
    9182:	4b5b      	ldr	r3, [pc, #364]	; (92f0 <spi_init+0x318>)
    9184:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    9186:	5de0      	ldrb	r0, [r4, r7]
    9188:	2100      	movs	r1, #0
    918a:	4b5a      	ldr	r3, [pc, #360]	; (92f4 <spi_init+0x31c>)
    918c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    918e:	7823      	ldrb	r3, [r4, #0]
    9190:	2b01      	cmp	r3, #1
    9192:	d103      	bne.n	919c <spi_init+0x1c4>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    9194:	6832      	ldr	r2, [r6, #0]
    9196:	330b      	adds	r3, #11
    9198:	4313      	orrs	r3, r2
    919a:	6033      	str	r3, [r6, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    919c:	7823      	ldrb	r3, [r4, #0]
    919e:	2b00      	cmp	r3, #0
    91a0:	d103      	bne.n	91aa <spi_init+0x1d2>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    91a2:	6832      	ldr	r2, [r6, #0]
    91a4:	3308      	adds	r3, #8
    91a6:	4313      	orrs	r3, r2
    91a8:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    91aa:	4643      	mov	r3, r8
    91ac:	681e      	ldr	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    91ae:	ab02      	add	r3, sp, #8
    91b0:	2280      	movs	r2, #128	; 0x80
    91b2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    91b4:	2200      	movs	r2, #0
    91b6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    91b8:	2101      	movs	r1, #1
    91ba:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    91bc:	70da      	strb	r2, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    91be:	7823      	ldrb	r3, [r4, #0]
    91c0:	2b00      	cmp	r3, #0
    91c2:	d101      	bne.n	91c8 <spi_init+0x1f0>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    91c4:	ab02      	add	r3, sp, #8
    91c6:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    91c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    91ca:	9303      	str	r3, [sp, #12]
    91cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    91ce:	9304      	str	r3, [sp, #16]
    91d0:	6b23      	ldr	r3, [r4, #48]	; 0x30
    91d2:	9305      	str	r3, [sp, #20]
    91d4:	6b63      	ldr	r3, [r4, #52]	; 0x34
    91d6:	9306      	str	r3, [sp, #24]
    91d8:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    91da:	ad02      	add	r5, sp, #8
    91dc:	b2f9      	uxtb	r1, r7
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    91de:	00bb      	lsls	r3, r7, #2
    91e0:	aa03      	add	r2, sp, #12
    91e2:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    91e4:	2800      	cmp	r0, #0
    91e6:	d102      	bne.n	91ee <spi_init+0x216>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    91e8:	0030      	movs	r0, r6
    91ea:	4b3b      	ldr	r3, [pc, #236]	; (92d8 <spi_init+0x300>)
    91ec:	4798      	blx	r3
		}

		if (current_pinmux != PINMUX_UNUSED) {
    91ee:	1c43      	adds	r3, r0, #1
    91f0:	d005      	beq.n	91fe <spi_init+0x226>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    91f2:	7028      	strb	r0, [r5, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    91f4:	0c00      	lsrs	r0, r0, #16
    91f6:	b2c0      	uxtb	r0, r0
    91f8:	0029      	movs	r1, r5
    91fa:	4b3f      	ldr	r3, [pc, #252]	; (92f8 <spi_init+0x320>)
    91fc:	4798      	blx	r3
    91fe:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    9200:	2f04      	cmp	r7, #4
    9202:	d1eb      	bne.n	91dc <spi_init+0x204>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    9204:	7823      	ldrb	r3, [r4, #0]
    9206:	4642      	mov	r2, r8
    9208:	7153      	strb	r3, [r2, #5]
	module->character_size   = config->character_size;
    920a:	7c23      	ldrb	r3, [r4, #16]
    920c:	7193      	strb	r3, [r2, #6]
	module->receiver_enabled = config->receiver_enable;
    920e:	7ca3      	ldrb	r3, [r4, #18]
    9210:	71d3      	strb	r3, [r2, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    9212:	7d23      	ldrb	r3, [r4, #20]
    9214:	7213      	strb	r3, [r2, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    9216:	2200      	movs	r2, #0
    9218:	466b      	mov	r3, sp
    921a:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    921c:	7823      	ldrb	r3, [r4, #0]
    921e:	2b01      	cmp	r3, #1
    9220:	d115      	bne.n	924e <spi_init+0x276>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    9222:	4643      	mov	r3, r8
    9224:	6818      	ldr	r0, [r3, #0]
    9226:	4b2f      	ldr	r3, [pc, #188]	; (92e4 <spi_init+0x30c>)
    9228:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    922a:	3013      	adds	r0, #19
    922c:	b2c0      	uxtb	r0, r0
    922e:	4b2b      	ldr	r3, [pc, #172]	; (92dc <spi_init+0x304>)
    9230:	4798      	blx	r3
    9232:	0001      	movs	r1, r0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    9234:	466b      	mov	r3, sp
    9236:	1d9a      	adds	r2, r3, #6
    9238:	69a0      	ldr	r0, [r4, #24]
    923a:	4b29      	ldr	r3, [pc, #164]	; (92e0 <spi_init+0x308>)
    923c:	4798      	blx	r3
    923e:	0003      	movs	r3, r0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    9240:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    9242:	2b00      	cmp	r3, #0
    9244:	d142      	bne.n	92cc <spi_init+0x2f4>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    9246:	466b      	mov	r3, sp
    9248:	3306      	adds	r3, #6
    924a:	781b      	ldrb	r3, [r3, #0]
    924c:	7333      	strb	r3, [r6, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    924e:	7823      	ldrb	r3, [r4, #0]
    9250:	2b00      	cmp	r3, #0
    9252:	d10f      	bne.n	9274 <spi_init+0x29c>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    9254:	69a7      	ldr	r7, [r4, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    9256:	8ba3      	ldrh	r3, [r4, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    9258:	6a70      	ldr	r0, [r6, #36]	; 0x24
    925a:	7fe1      	ldrb	r1, [r4, #31]
    925c:	0409      	lsls	r1, r1, #16
    925e:	7fa5      	ldrb	r5, [r4, #30]
    9260:	4329      	orrs	r1, r5
    9262:	4301      	orrs	r1, r0
    9264:	6271      	str	r1, [r6, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    9266:	2220      	movs	r2, #32
    9268:	5ca2      	ldrb	r2, [r4, r2]
    926a:	2a00      	cmp	r2, #0
    926c:	d004      	beq.n	9278 <spi_init+0x2a0>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    926e:	2140      	movs	r1, #64	; 0x40
    9270:	430b      	orrs	r3, r1
    9272:	e001      	b.n	9278 <spi_init+0x2a0>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    9274:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    9276:	2700      	movs	r7, #0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    9278:	6862      	ldr	r2, [r4, #4]
    927a:	68a1      	ldr	r1, [r4, #8]
    927c:	430a      	orrs	r2, r1
    927e:	68e1      	ldr	r1, [r4, #12]
    9280:	430a      	orrs	r2, r1
    9282:	433a      	orrs	r2, r7

	/* Set SPI character size */
	ctrlb |= config->character_size;
    9284:	7c21      	ldrb	r1, [r4, #16]
    9286:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    9288:	7c61      	ldrb	r1, [r4, #17]
    928a:	2900      	cmp	r1, #0
    928c:	d103      	bne.n	9296 <spi_init+0x2be>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    928e:	491b      	ldr	r1, [pc, #108]	; (92fc <spi_init+0x324>)
    9290:	7889      	ldrb	r1, [r1, #2]
    9292:	0789      	lsls	r1, r1, #30
    9294:	d501      	bpl.n	929a <spi_init+0x2c2>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    9296:	2180      	movs	r1, #128	; 0x80
    9298:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    929a:	7ca1      	ldrb	r1, [r4, #18]
    929c:	2900      	cmp	r1, #0
    929e:	d002      	beq.n	92a6 <spi_init+0x2ce>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    92a0:	2180      	movs	r1, #128	; 0x80
    92a2:	0289      	lsls	r1, r1, #10
    92a4:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    92a6:	7ce1      	ldrb	r1, [r4, #19]
    92a8:	2900      	cmp	r1, #0
    92aa:	d002      	beq.n	92b2 <spi_init+0x2da>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    92ac:	2180      	movs	r1, #128	; 0x80
    92ae:	0089      	lsls	r1, r1, #2
    92b0:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    92b2:	7d21      	ldrb	r1, [r4, #20]
    92b4:	2900      	cmp	r1, #0
    92b6:	d002      	beq.n	92be <spi_init+0x2e6>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    92b8:	2180      	movs	r1, #128	; 0x80
    92ba:	0189      	lsls	r1, r1, #6
    92bc:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    92be:	6831      	ldr	r1, [r6, #0]
    92c0:	430a      	orrs	r2, r1
    92c2:	6032      	str	r2, [r6, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    92c4:	6872      	ldr	r2, [r6, #4]
    92c6:	4313      	orrs	r3, r2
    92c8:	6073      	str	r3, [r6, #4]

	return STATUS_OK;
    92ca:	2000      	movs	r0, #0
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    92cc:	b008      	add	sp, #32
    92ce:	bc1c      	pop	{r2, r3, r4}
    92d0:	4690      	mov	r8, r2
    92d2:	4699      	mov	r9, r3
    92d4:	46a2      	mov	sl, r4
    92d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    92d8:	00008db1 	.word	0x00008db1
    92dc:	00009c55 	.word	0x00009c55
    92e0:	00008d3d 	.word	0x00008d3d
    92e4:	00008f3d 	.word	0x00008f3d
    92e8:	40000800 	.word	0x40000800
    92ec:	00009c31 	.word	0x00009c31
    92f0:	00009bc1 	.word	0x00009bc1
    92f4:	00008d65 	.word	0x00008d65
    92f8:	00009d2d 	.word	0x00009d2d
    92fc:	41002000 	.word	0x41002000

00009300 <spi_read_buffer_wait>:
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    9300:	b5f0      	push	{r4, r5, r6, r7, lr}
    9302:	465f      	mov	r7, fp
    9304:	464e      	mov	r6, r9
    9306:	4645      	mov	r5, r8
    9308:	b4e0      	push	{r5, r6, r7}
    930a:	4689      	mov	r9, r1
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    930c:	2417      	movs	r4, #23
		return STATUS_BUSY;
	}
#  endif

	/* Sanity check arguments */
	if (length == 0) {
    930e:	2a00      	cmp	r2, #0
    9310:	d06a      	beq.n	93e8 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9312:	79c1      	ldrb	r1, [r0, #7]
		return STATUS_ERR_DENIED;
    9314:	3405      	adds	r4, #5
	/* Sanity check arguments */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
	}

	if (!(module->receiver_enabled)) {
    9316:	2900      	cmp	r1, #0
    9318:	d066      	beq.n	93e8 <spi_read_buffer_wait+0xe8>
		return STATUS_ERR_DENIED;
	}
#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    931a:	7941      	ldrb	r1, [r0, #5]
    931c:	2900      	cmp	r1, #0
    931e:	d105      	bne.n	932c <spi_read_buffer_wait+0x2c>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9320:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9322:	7e0c      	ldrb	r4, [r1, #24]
    9324:	07a4      	lsls	r4, r4, #30
    9326:	d501      	bpl.n	932c <spi_read_buffer_wait+0x2c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9328:	2402      	movs	r4, #2
    932a:	760c      	strb	r4, [r1, #24]
enum status_code spi_read_buffer_wait(
		struct spi_module *const module,
		uint8_t *rx_data,
		uint16_t length,
		uint16_t dummy)
{
    932c:	2600      	movs	r6, #0

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    932e:	2504      	movs	r5, #4
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9330:	2102      	movs	r1, #2
    9332:	468c      	mov	ip, r1

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9334:	3901      	subs	r1, #1
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9336:	05db      	lsls	r3, r3, #23
    9338:	0ddb      	lsrs	r3, r3, #23
    933a:	4698      	mov	r8, r3
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
#  if CONF_SPI_MASTER_ENABLE == true
		if (module->mode == SPI_MODE_MASTER) {
    933c:	7944      	ldrb	r4, [r0, #5]
    933e:	2c01      	cmp	r4, #1
    9340:	d108      	bne.n	9354 <spi_read_buffer_wait+0x54>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9342:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9344:	7e1c      	ldrb	r4, [r3, #24]
			/* Wait until the module is ready to write a character */
			while (!spi_is_ready_to_write(module)) {
    9346:	420c      	tst	r4, r1
    9348:	d0fc      	beq.n	9344 <spi_read_buffer_wait+0x44>
    934a:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    934c:	420c      	tst	r4, r1
    934e:	d01a      	beq.n	9386 <spi_read_buffer_wait+0x86>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9350:	4644      	mov	r4, r8
    9352:	629c      	str	r4, [r3, #40]	; 0x28
		}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9354:	7944      	ldrb	r4, [r0, #5]
    9356:	2c00      	cmp	r4, #0
    9358:	d115      	bne.n	9386 <spi_read_buffer_wait+0x86>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    935a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    935c:	7e1c      	ldrb	r4, [r3, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_read(module)) {
    935e:	422c      	tst	r4, r5
    9360:	d106      	bne.n	9370 <spi_read_buffer_wait+0x70>
    9362:	4c24      	ldr	r4, [pc, #144]	; (93f4 <spi_read_buffer_wait+0xf4>)
    9364:	7e1f      	ldrb	r7, [r3, #24]
    9366:	422f      	tst	r7, r5
    9368:	d102      	bne.n	9370 <spi_read_buffer_wait+0x70>
    936a:	3c01      	subs	r4, #1
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    936c:	2c00      	cmp	r4, #0
    936e:	d1f9      	bne.n	9364 <spi_read_buffer_wait+0x64>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9370:	7e1c      	ldrb	r4, [r3, #24]
				if (spi_is_ready_to_read(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9372:	4667      	mov	r7, ip
    9374:	423c      	tst	r4, r7
    9376:	d003      	beq.n	9380 <spi_read_buffer_wait+0x80>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9378:	2202      	movs	r2, #2
    937a:	761a      	strb	r2, [r3, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    937c:	2404      	movs	r4, #4
    937e:	e033      	b.n	93e8 <spi_read_buffer_wait+0xe8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9380:	7e1c      	ldrb	r4, [r3, #24]
			}

			if (!spi_is_ready_to_read(module)) {
    9382:	422c      	tst	r4, r5
    9384:	d02d      	beq.n	93e2 <spi_read_buffer_wait+0xe2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9386:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9388:	7e1c      	ldrb	r4, [r3, #24]
			}
		}
#  endif

		/* Wait until the module is ready to read a character */
		while (!spi_is_ready_to_read(module)) {
    938a:	422c      	tst	r4, r5
    938c:	d0fc      	beq.n	9388 <spi_read_buffer_wait+0x88>
    938e:	7e1c      	ldrb	r4, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9390:	422c      	tst	r4, r5
    9392:	d028      	beq.n	93e6 <spi_read_buffer_wait+0xe6>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9394:	8b5c      	ldrh	r4, [r3, #26]
    9396:	46a3      	mov	fp, r4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
    9398:	2400      	movs	r4, #0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    939a:	465f      	mov	r7, fp
    939c:	422f      	tst	r7, r5
    939e:	d001      	beq.n	93a4 <spi_read_buffer_wait+0xa4>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    93a0:	835d      	strh	r5, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
    93a2:	341e      	adds	r4, #30
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    93a4:	7987      	ldrb	r7, [r0, #6]
    93a6:	2f01      	cmp	r7, #1
    93a8:	d103      	bne.n	93b2 <spi_read_buffer_wait+0xb2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    93aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    93ac:	05db      	lsls	r3, r3, #23
    93ae:	0ddb      	lsrs	r3, r3, #23
    93b0:	e001      	b.n	93b6 <spi_read_buffer_wait+0xb6>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    93b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    93b4:	b2db      	uxtb	r3, r3
		}

		uint16_t received_data = 0;
		enum status_code retval = spi_read(module, &received_data);

		if (retval != STATUS_OK) {
    93b6:	2c00      	cmp	r4, #0
    93b8:	d116      	bne.n	93e8 <spi_read_buffer_wait+0xe8>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    93ba:	1c74      	adds	r4, r6, #1
    93bc:	b2a4      	uxth	r4, r4
    93be:	464f      	mov	r7, r9
    93c0:	55bb      	strb	r3, [r7, r6]

		/* If 9-bit data, write next received byte to the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    93c2:	7987      	ldrb	r7, [r0, #6]
    93c4:	2f01      	cmp	r7, #1
    93c6:	d105      	bne.n	93d4 <spi_read_buffer_wait+0xd4>
			rx_data[rx_pos++] = (received_data >> 8);
    93c8:	3602      	adds	r6, #2
    93ca:	b2b6      	uxth	r6, r6
    93cc:	0a1b      	lsrs	r3, r3, #8
    93ce:	464f      	mov	r7, r9
    93d0:	553b      	strb	r3, [r7, r4]
    93d2:	e000      	b.n	93d6 <spi_read_buffer_wait+0xd6>
			/* Overflow, abort */
			return retval;
		}

		/* Read value will be at least 8-bits long */
		rx_data[rx_pos++] = received_data;
    93d4:	0026      	movs	r6, r4
    93d6:	3a01      	subs	r2, #1
    93d8:	b292      	uxth	r2, r2
		_spi_clear_tx_complete_flag(module);
	}
#  endif
	uint16_t rx_pos = 0;

	while (length--) {
    93da:	2a00      	cmp	r2, #0
    93dc:	d1ae      	bne.n	933c <spi_read_buffer_wait+0x3c>
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
    93de:	2400      	movs	r4, #0
    93e0:	e002      	b.n	93e8 <spi_read_buffer_wait+0xe8>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_read(module)) {
				/* Not ready to read data within timeout period */
				return STATUS_ERR_TIMEOUT;
    93e2:	2412      	movs	r4, #18
    93e4:	e000      	b.n	93e8 <spi_read_buffer_wait+0xe8>
	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
		/* No data has been received, return */
		return STATUS_ERR_IO;
    93e6:	2410      	movs	r4, #16
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    93e8:	0020      	movs	r0, r4
    93ea:	bc1c      	pop	{r2, r3, r4}
    93ec:	4690      	mov	r8, r2
    93ee:	4699      	mov	r9, r3
    93f0:	46a3      	mov	fp, r4
    93f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    93f4:	00002710 	.word	0x00002710

000093f8 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    93f8:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    93fa:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    93fc:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    93fe:	2c01      	cmp	r4, #1
    9400:	d172      	bne.n	94e8 <spi_select_slave+0xf0>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9402:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9404:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    9406:	2c00      	cmp	r4, #0
    9408:	d16e      	bne.n	94e8 <spi_select_slave+0xf0>
#  endif
	{
		if (select) {
    940a:	2a00      	cmp	r2, #0
    940c:	d05b      	beq.n	94c6 <spi_select_slave+0xce>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    940e:	784b      	ldrb	r3, [r1, #1]
    9410:	2b00      	cmp	r3, #0
    9412:	d046      	beq.n	94a2 <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9414:	6803      	ldr	r3, [r0, #0]
    9416:	7e1b      	ldrb	r3, [r3, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    9418:	07db      	lsls	r3, r3, #31
    941a:	d411      	bmi.n	9440 <spi_select_slave+0x48>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    941c:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    941e:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9420:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9422:	2900      	cmp	r1, #0
    9424:	d105      	bne.n	9432 <spi_select_slave+0x3a>
		return &(ports[port_index]->Group[group_index]);
    9426:	095a      	lsrs	r2, r3, #5
    9428:	01d2      	lsls	r2, r2, #7
    942a:	2182      	movs	r1, #130	; 0x82
    942c:	05c9      	lsls	r1, r1, #23
    942e:	468c      	mov	ip, r1
    9430:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9432:	211f      	movs	r1, #31
    9434:	400b      	ands	r3, r1
    9436:	391e      	subs	r1, #30
    9438:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    943a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    943c:	2305      	movs	r3, #5
    943e:	e053      	b.n	94e8 <spi_select_slave+0xf0>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    9440:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9442:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9444:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9446:	2c00      	cmp	r4, #0
    9448:	d105      	bne.n	9456 <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    944a:	095a      	lsrs	r2, r3, #5
    944c:	01d2      	lsls	r2, r2, #7
    944e:	2482      	movs	r4, #130	; 0x82
    9450:	05e4      	lsls	r4, r4, #23
    9452:	46a4      	mov	ip, r4
    9454:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    9456:	241f      	movs	r4, #31
    9458:	4023      	ands	r3, r4
    945a:	3c1e      	subs	r4, #30
    945c:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    945e:	6154      	str	r4, [r2, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9460:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9462:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9464:	07d2      	lsls	r2, r2, #31
    9466:	d501      	bpl.n	946c <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9468:	788a      	ldrb	r2, [r1, #2]
    946a:	629a      	str	r2, [r3, #40]	; 0x28

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    946c:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    946e:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    9470:	2a00      	cmp	r2, #0
    9472:	d139      	bne.n	94e8 <spi_select_slave+0xf0>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9474:	6802      	ldr	r2, [r0, #0]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    9476:	2104      	movs	r1, #4

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9478:	7e13      	ldrb	r3, [r2, #24]
    947a:	420b      	tst	r3, r1
    947c:	d0fc      	beq.n	9478 <spi_select_slave+0x80>
    947e:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    9480:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9482:	0749      	lsls	r1, r1, #29
    9484:	d530      	bpl.n	94e8 <spi_select_slave+0xf0>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9486:	8b53      	ldrh	r3, [r2, #26]
    9488:	075b      	lsls	r3, r3, #29
    948a:	d501      	bpl.n	9490 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    948c:	2304      	movs	r3, #4
    948e:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    9490:	7983      	ldrb	r3, [r0, #6]
    9492:	2b01      	cmp	r3, #1
    9494:	d102      	bne.n	949c <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9496:	6a93      	ldr	r3, [r2, #40]	; 0x28
    9498:	2300      	movs	r3, #0
    949a:	e025      	b.n	94e8 <spi_select_slave+0xf0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    949c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    949e:	2300      	movs	r3, #0
    94a0:	e022      	b.n	94e8 <spi_select_slave+0xf0>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    94a2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94a4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    94a6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94a8:	2900      	cmp	r1, #0
    94aa:	d105      	bne.n	94b8 <spi_select_slave+0xc0>
		return &(ports[port_index]->Group[group_index]);
    94ac:	095a      	lsrs	r2, r3, #5
    94ae:	01d2      	lsls	r2, r2, #7
    94b0:	2182      	movs	r1, #130	; 0x82
    94b2:	05c9      	lsls	r1, r1, #23
    94b4:	468c      	mov	ip, r1
    94b6:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    94b8:	211f      	movs	r1, #31
    94ba:	400b      	ands	r3, r1
    94bc:	391e      	subs	r1, #30
    94be:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    94c0:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    94c2:	2300      	movs	r3, #0
    94c4:	e010      	b.n	94e8 <spi_select_slave+0xf0>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    94c6:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94c8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    94ca:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    94cc:	2900      	cmp	r1, #0
    94ce:	d105      	bne.n	94dc <spi_select_slave+0xe4>
		return &(ports[port_index]->Group[group_index]);
    94d0:	095a      	lsrs	r2, r3, #5
    94d2:	01d2      	lsls	r2, r2, #7
    94d4:	2182      	movs	r1, #130	; 0x82
    94d6:	05c9      	lsls	r1, r1, #23
    94d8:	468c      	mov	ip, r1
    94da:	4462      	add	r2, ip
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    94dc:	211f      	movs	r1, #31
    94de:	400b      	ands	r3, r1
    94e0:	391e      	subs	r1, #30
    94e2:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    94e4:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    94e6:	2300      	movs	r3, #0
}
    94e8:	0018      	movs	r0, r3
    94ea:	bd10      	pop	{r4, pc}

000094ec <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    94ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    94ee:	465f      	mov	r7, fp
    94f0:	4656      	mov	r6, sl
    94f2:	464d      	mov	r5, r9
    94f4:	4644      	mov	r4, r8
    94f6:	b4f0      	push	{r4, r5, r6, r7}
    94f8:	b083      	sub	sp, #12
    94fa:	4693      	mov	fp, r2
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    94fc:	2317      	movs	r3, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    94fe:	2a00      	cmp	r2, #0
    9500:	d100      	bne.n	9504 <spi_write_buffer_wait+0x18>
    9502:	e0e5      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    9504:	7943      	ldrb	r3, [r0, #5]
    9506:	2b00      	cmp	r3, #0
    9508:	d105      	bne.n	9516 <spi_write_buffer_wait+0x2a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    950a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    950c:	7e1c      	ldrb	r4, [r3, #24]
    950e:	07a2      	lsls	r2, r4, #30
    9510:	d501      	bpl.n	9516 <spi_write_buffer_wait+0x2a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9512:	2402      	movs	r4, #2
    9514:	761c      	strb	r4, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    9516:	465d      	mov	r5, fp
    9518:	2400      	movs	r4, #0
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    951a:	2301      	movs	r3, #1
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    951c:	2202      	movs	r2, #2
    951e:	4694      	mov	ip, r2

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
					}
					if (spi_is_ready_to_read(module)) {
    9520:	3202      	adds	r2, #2
    9522:	4690      	mov	r8, r2
    9524:	e08c      	b.n	9640 <spi_write_buffer_wait+0x154>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    9526:	7942      	ldrb	r2, [r0, #5]
    9528:	2a00      	cmp	r2, #0
    952a:	d116      	bne.n	955a <spi_write_buffer_wait+0x6e>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    952c:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    952e:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    9530:	421e      	tst	r6, r3
    9532:	d106      	bne.n	9542 <spi_write_buffer_wait+0x56>
    9534:	4e6a      	ldr	r6, [pc, #424]	; (96e0 <spi_write_buffer_wait+0x1f4>)
    9536:	7e17      	ldrb	r7, [r2, #24]
    9538:	421f      	tst	r7, r3
    953a:	d102      	bne.n	9542 <spi_write_buffer_wait+0x56>
    953c:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    953e:	2e00      	cmp	r6, #0
    9540:	d1f9      	bne.n	9536 <spi_write_buffer_wait+0x4a>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    9542:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    9544:	4661      	mov	r1, ip
    9546:	420e      	tst	r6, r1
    9548:	d003      	beq.n	9552 <spi_write_buffer_wait+0x66>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    954a:	2302      	movs	r3, #2
    954c:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    954e:	3302      	adds	r3, #2
    9550:	e0be      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    9552:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    9554:	421a      	tst	r2, r3
    9556:	d100      	bne.n	955a <spi_write_buffer_wait+0x6e>
    9558:	e0b1      	b.n	96be <spi_write_buffer_wait+0x1d2>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    955a:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    955c:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    955e:	421a      	tst	r2, r3
    9560:	d0fc      	beq.n	955c <spi_write_buffer_wait+0x70>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9562:	1c62      	adds	r2, r4, #1
    9564:	b297      	uxth	r7, r2
    9566:	4652      	mov	r2, sl
    9568:	5d12      	ldrb	r2, [r2, r4]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    956a:	7981      	ldrb	r1, [r0, #6]
    956c:	2901      	cmp	r1, #1
    956e:	d002      	beq.n	9576 <spi_write_buffer_wait+0x8a>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    9570:	b292      	uxth	r2, r2
    9572:	003c      	movs	r4, r7
    9574:	e005      	b.n	9582 <spi_write_buffer_wait+0x96>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    9576:	3402      	adds	r4, #2
    9578:	b2a4      	uxth	r4, r4
    957a:	4651      	mov	r1, sl
    957c:	5dcf      	ldrb	r7, [r1, r7]
    957e:	023f      	lsls	r7, r7, #8
    9580:	433a      	orrs	r2, r7
    9582:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    9584:	421f      	tst	r7, r3
    9586:	d002      	beq.n	958e <spi_write_buffer_wait+0xa2>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    9588:	05d2      	lsls	r2, r2, #23
    958a:	0dd2      	lsrs	r2, r2, #23
    958c:	62b2      	str	r2, [r6, #40]	; 0x28
    958e:	1e6a      	subs	r2, r5, #1
    9590:	b292      	uxth	r2, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9592:	79c6      	ldrb	r6, [r0, #7]
    9594:	2e00      	cmp	r6, #0
    9596:	d057      	beq.n	9648 <spi_write_buffer_wait+0x15c>
    9598:	4651      	mov	r1, sl
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    959a:	7942      	ldrb	r2, [r0, #5]
    959c:	2a00      	cmp	r2, #0
    959e:	d139      	bne.n	9614 <spi_write_buffer_wait+0x128>
    95a0:	4a50      	ldr	r2, [pc, #320]	; (96e4 <spi_write_buffer_wait+0x1f8>)
    95a2:	9101      	str	r1, [sp, #4]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
    95a4:	2d00      	cmp	r5, #0
    95a6:	d020      	beq.n	95ea <spi_write_buffer_wait+0xfe>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    95a8:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    95aa:	7e37      	ldrb	r7, [r6, #24]
    95ac:	421f      	tst	r7, r3
    95ae:	d01c      	beq.n	95ea <spi_write_buffer_wait+0xfe>
						data_to_send = tx_data[tx_pos++];
    95b0:	1c67      	adds	r7, r4, #1
    95b2:	b2b9      	uxth	r1, r7
    95b4:	4689      	mov	r9, r1
    95b6:	9901      	ldr	r1, [sp, #4]
    95b8:	5d09      	ldrb	r1, [r1, r4]
    95ba:	9100      	str	r1, [sp, #0]
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    95bc:	7981      	ldrb	r1, [r0, #6]
    95be:	2901      	cmp	r1, #1
    95c0:	d003      	beq.n	95ca <spi_write_buffer_wait+0xde>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (length && spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    95c2:	4669      	mov	r1, sp
    95c4:	880f      	ldrh	r7, [r1, #0]
    95c6:	464c      	mov	r4, r9
    95c8:	e007      	b.n	95da <spi_write_buffer_wait+0xee>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    95ca:	3402      	adds	r4, #2
    95cc:	b2a4      	uxth	r4, r4
    95ce:	4649      	mov	r1, r9
    95d0:	9f01      	ldr	r7, [sp, #4]
    95d2:	5c79      	ldrb	r1, [r7, r1]
    95d4:	0209      	lsls	r1, r1, #8
    95d6:	9f00      	ldr	r7, [sp, #0]
    95d8:	430f      	orrs	r7, r1
    95da:	7e31      	ldrb	r1, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    95dc:	4219      	tst	r1, r3
    95de:	d002      	beq.n	95e6 <spi_write_buffer_wait+0xfa>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    95e0:	05ff      	lsls	r7, r7, #23
    95e2:	0dff      	lsrs	r7, r7, #23
    95e4:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    95e6:	3d01      	subs	r5, #1
    95e8:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    95ea:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    95ec:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    95ee:	4641      	mov	r1, r8
    95f0:	420f      	tst	r7, r1
    95f2:	d102      	bne.n	95fa <spi_write_buffer_wait+0x10e>
    95f4:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    95f6:	2a00      	cmp	r2, #0
    95f8:	d1d4      	bne.n	95a4 <spi_write_buffer_wait+0xb8>
    95fa:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    95fc:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    95fe:	4667      	mov	r7, ip
    9600:	423a      	tst	r2, r7
    9602:	d003      	beq.n	960c <spi_write_buffer_wait+0x120>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    9604:	2302      	movs	r3, #2
    9606:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    9608:	3302      	adds	r3, #2
    960a:	e061      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    960c:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    960e:	4646      	mov	r6, r8
    9610:	4232      	tst	r2, r6
    9612:	d056      	beq.n	96c2 <spi_write_buffer_wait+0x1d6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9614:	6806      	ldr	r6, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    9616:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    9618:	4647      	mov	r7, r8
    961a:	423a      	tst	r2, r7
    961c:	d0fb      	beq.n	9616 <spi_write_buffer_wait+0x12a>
    961e:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9620:	423a      	tst	r2, r7
    9622:	d009      	beq.n	9638 <spi_write_buffer_wait+0x14c>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9624:	8b72      	ldrh	r2, [r6, #26]
    9626:	423a      	tst	r2, r7
    9628:	d000      	beq.n	962c <spi_write_buffer_wait+0x140>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    962a:	8377      	strh	r7, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    962c:	7982      	ldrb	r2, [r0, #6]
    962e:	2a01      	cmp	r2, #1
    9630:	d101      	bne.n	9636 <spi_write_buffer_wait+0x14a>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    9632:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    9634:	e000      	b.n	9638 <spi_write_buffer_wait+0x14c>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    9636:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    9638:	465a      	mov	r2, fp
    963a:	3a01      	subs	r2, #1
    963c:	b292      	uxth	r2, r2
    963e:	4693      	mov	fp, r2
    9640:	3d01      	subs	r5, #1
    9642:	b2ad      	uxth	r5, r5
    9644:	468a      	mov	sl, r1
    9646:	e000      	b.n	964a <spi_write_buffer_wait+0x15e>
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    9648:	0015      	movs	r5, r2

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    964a:	4a27      	ldr	r2, [pc, #156]	; (96e8 <spi_write_buffer_wait+0x1fc>)
    964c:	4295      	cmp	r5, r2
    964e:	d000      	beq.n	9652 <spi_write_buffer_wait+0x166>
    9650:	e769      	b.n	9526 <spi_write_buffer_wait+0x3a>
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    9652:	7943      	ldrb	r3, [r0, #5]
    9654:	2b01      	cmp	r3, #1
    9656:	d106      	bne.n	9666 <spi_write_buffer_wait+0x17a>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    9658:	6801      	ldr	r1, [r0, #0]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    965a:	2202      	movs	r2, #2

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    965c:	7e0b      	ldrb	r3, [r1, #24]
    965e:	4213      	tst	r3, r2
    9660:	d0fc      	beq.n	965c <spi_write_buffer_wait+0x170>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    9662:	2300      	movs	r3, #0
    9664:	e034      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    9666:	2b00      	cmp	r3, #0
    9668:	d12d      	bne.n	96c6 <spi_write_buffer_wait+0x1da>
		if (module->receiver_enabled) {
    966a:	79c1      	ldrb	r1, [r0, #7]
    966c:	2900      	cmp	r1, #0
    966e:	d02f      	beq.n	96d0 <spi_write_buffer_wait+0x1e4>
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    9670:	2504      	movs	r5, #4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    9672:	465b      	mov	r3, fp
    9674:	465c      	mov	r4, fp
    9676:	2b00      	cmp	r3, #0
    9678:	d11b      	bne.n	96b2 <spi_write_buffer_wait+0x1c6>
    967a:	e029      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    967c:	7e0a      	ldrb	r2, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    967e:	422a      	tst	r2, r5
    9680:	d102      	bne.n	9688 <spi_write_buffer_wait+0x19c>
    9682:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    9684:	2b00      	cmp	r3, #0
    9686:	d1f9      	bne.n	967c <spi_write_buffer_wait+0x190>
    9688:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    968a:	422b      	tst	r3, r5
    968c:	d01d      	beq.n	96ca <spi_write_buffer_wait+0x1de>
    968e:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    9690:	422b      	tst	r3, r5
    9692:	d009      	beq.n	96a8 <spi_write_buffer_wait+0x1bc>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    9694:	8b4b      	ldrh	r3, [r1, #26]
    9696:	422b      	tst	r3, r5
    9698:	d000      	beq.n	969c <spi_write_buffer_wait+0x1b0>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    969a:	834d      	strh	r5, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    969c:	7983      	ldrb	r3, [r0, #6]
    969e:	2b01      	cmp	r3, #1
    96a0:	d101      	bne.n	96a6 <spi_write_buffer_wait+0x1ba>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    96a2:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    96a4:	e000      	b.n	96a8 <spi_write_buffer_wait+0x1bc>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    96a6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    96a8:	3c01      	subs	r4, #1
    96aa:	b2a4      	uxth	r4, r4
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    96ac:	2c00      	cmp	r4, #0
    96ae:	d00e      	beq.n	96ce <spi_write_buffer_wait+0x1e2>
    96b0:	e7ff      	b.n	96b2 <spi_write_buffer_wait+0x1c6>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    96b2:	6801      	ldr	r1, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    96b4:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    96b6:	422b      	tst	r3, r5
    96b8:	d1e6      	bne.n	9688 <spi_write_buffer_wait+0x19c>
    96ba:	4b09      	ldr	r3, [pc, #36]	; (96e0 <spi_write_buffer_wait+0x1f4>)
    96bc:	e7de      	b.n	967c <spi_write_buffer_wait+0x190>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    96be:	2312      	movs	r3, #18
    96c0:	e006      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    96c2:	2312      	movs	r3, #18
    96c4:	e004      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    96c6:	2300      	movs	r3, #0
    96c8:	e002      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    96ca:	2312      	movs	r3, #18
    96cc:	e000      	b.n	96d0 <spi_write_buffer_wait+0x1e4>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    96ce:	2300      	movs	r3, #0
}
    96d0:	0018      	movs	r0, r3
    96d2:	b003      	add	sp, #12
    96d4:	bc3c      	pop	{r2, r3, r4, r5}
    96d6:	4690      	mov	r8, r2
    96d8:	4699      	mov	r9, r3
    96da:	46a2      	mov	sl, r4
    96dc:	46ab      	mov	fp, r5
    96de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    96e0:	00002710 	.word	0x00002710
    96e4:	00002711 	.word	0x00002711
    96e8:	0000ffff 	.word	0x0000ffff

000096ec <Configure_Led>:
  * @param  None
  * @retval None
  */

void Configure_Led(void)
{
    96ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    96ee:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    96f0:	ac01      	add	r4, sp, #4
    96f2:	2501      	movs	r5, #1
    96f4:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    96f6:	2300      	movs	r3, #0
    96f8:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    96fa:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED0_PIN, &pin_conf);
    96fc:	0021      	movs	r1, r4
    96fe:	201b      	movs	r0, #27
    9700:	4f07      	ldr	r7, [pc, #28]	; (9720 <Configure_Led+0x34>)
    9702:	47b8      	blx	r7

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9704:	2682      	movs	r6, #130	; 0x82
    9706:	05f6      	lsls	r6, r6, #23
    9708:	2380      	movs	r3, #128	; 0x80
    970a:	051b      	lsls	r3, r3, #20
    970c:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED0_PIN, LED0_INACTIVE);
	
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    970e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED1_PIN, &pin_conf);
    9710:	0021      	movs	r1, r4
    9712:	201c      	movs	r0, #28
    9714:	47b8      	blx	r7
    9716:	2380      	movs	r3, #128	; 0x80
    9718:	055b      	lsls	r3, r3, #21
    971a:	6173      	str	r3, [r6, #20]
	port_pin_set_output_level(LED1_PIN, LED1_INACTIVE);

}
    971c:	b003      	add	sp, #12
    971e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9720:	00008d19 	.word	0x00008d19

00009724 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    9724:	4770      	bx	lr
    9726:	46c0      	nop			; (mov r8, r8)

00009728 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    9728:	4b0c      	ldr	r3, [pc, #48]	; (975c <cpu_irq_enter_critical+0x34>)
    972a:	681b      	ldr	r3, [r3, #0]
    972c:	2b00      	cmp	r3, #0
    972e:	d110      	bne.n	9752 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9730:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    9734:	2b00      	cmp	r3, #0
    9736:	d109      	bne.n	974c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    9738:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    973a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    973e:	2200      	movs	r2, #0
    9740:	4b07      	ldr	r3, [pc, #28]	; (9760 <cpu_irq_enter_critical+0x38>)
    9742:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    9744:	3201      	adds	r2, #1
    9746:	4b07      	ldr	r3, [pc, #28]	; (9764 <cpu_irq_enter_critical+0x3c>)
    9748:	701a      	strb	r2, [r3, #0]
    974a:	e002      	b.n	9752 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    974c:	2200      	movs	r2, #0
    974e:	4b05      	ldr	r3, [pc, #20]	; (9764 <cpu_irq_enter_critical+0x3c>)
    9750:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    9752:	4a02      	ldr	r2, [pc, #8]	; (975c <cpu_irq_enter_critical+0x34>)
    9754:	6813      	ldr	r3, [r2, #0]
    9756:	3301      	adds	r3, #1
    9758:	6013      	str	r3, [r2, #0]
}
    975a:	4770      	bx	lr
    975c:	20000d10 	.word	0x20000d10
    9760:	20000008 	.word	0x20000008
    9764:	20000d14 	.word	0x20000d14

00009768 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    9768:	4b08      	ldr	r3, [pc, #32]	; (978c <cpu_irq_leave_critical+0x24>)
    976a:	681a      	ldr	r2, [r3, #0]
    976c:	3a01      	subs	r2, #1
    976e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    9770:	681b      	ldr	r3, [r3, #0]
    9772:	2b00      	cmp	r3, #0
    9774:	d109      	bne.n	978a <cpu_irq_leave_critical+0x22>
    9776:	4b06      	ldr	r3, [pc, #24]	; (9790 <cpu_irq_leave_critical+0x28>)
    9778:	781b      	ldrb	r3, [r3, #0]
    977a:	2b00      	cmp	r3, #0
    977c:	d005      	beq.n	978a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    977e:	2201      	movs	r2, #1
    9780:	4b04      	ldr	r3, [pc, #16]	; (9794 <cpu_irq_leave_critical+0x2c>)
    9782:	701a      	strb	r2, [r3, #0]
    9784:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    9788:	b662      	cpsie	i
	}
}
    978a:	4770      	bx	lr
    978c:	20000d10 	.word	0x20000d10
    9790:	20000d14 	.word	0x20000d14
    9794:	20000008 	.word	0x20000008

00009798 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    9798:	b510      	push	{r4, lr}
	switch (clock_source) {
    979a:	2807      	cmp	r0, #7
    979c:	d803      	bhi.n	97a6 <system_clock_source_get_hz+0xe>
    979e:	0080      	lsls	r0, r0, #2
    97a0:	4b0f      	ldr	r3, [pc, #60]	; (97e0 <system_clock_source_get_hz+0x48>)
    97a2:	581b      	ldr	r3, [r3, r0]
    97a4:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    97a6:	2000      	movs	r0, #0
    97a8:	e018      	b.n	97dc <system_clock_source_get_hz+0x44>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    97aa:	4b0e      	ldr	r3, [pc, #56]	; (97e4 <system_clock_source_get_hz+0x4c>)
    97ac:	6858      	ldr	r0, [r3, #4]
    97ae:	e015      	b.n	97dc <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);
    97b0:	4b0d      	ldr	r3, [pc, #52]	; (97e8 <system_clock_source_get_hz+0x50>)
    97b2:	7d59      	ldrb	r1, [r3, #21]
    97b4:	0709      	lsls	r1, r1, #28
    97b6:	0f09      	lsrs	r1, r1, #28
    97b8:	3101      	adds	r1, #1
    97ba:	480c      	ldr	r0, [pc, #48]	; (97ec <system_clock_source_get_hz+0x54>)
    97bc:	4b0c      	ldr	r3, [pc, #48]	; (97f0 <system_clock_source_get_hz+0x58>)
    97be:	4798      	blx	r3
    97c0:	e00c      	b.n	97dc <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    97c2:	4b08      	ldr	r3, [pc, #32]	; (97e4 <system_clock_source_get_hz+0x4c>)
    97c4:	6898      	ldr	r0, [r3, #8]
    97c6:	e009      	b.n	97dc <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    97c8:	4b07      	ldr	r3, [pc, #28]	; (97e8 <system_clock_source_get_hz+0x50>)
    97ca:	7f1b      	ldrb	r3, [r3, #28]
			return 0;
    97cc:	2000      	movs	r0, #0

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;

	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    97ce:	079b      	lsls	r3, r3, #30
    97d0:	d504      	bpl.n	97dc <system_clock_source_get_hz+0x44>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    97d2:	4b04      	ldr	r3, [pc, #16]	; (97e4 <system_clock_source_get_hz+0x4c>)
    97d4:	6818      	ldr	r0, [r3, #0]
    97d6:	e001      	b.n	97dc <system_clock_source_get_hz+0x44>

	case SYSTEM_CLOCK_SOURCE_OSC48M:
		return 48000000UL / (OSCCTRL->OSC48MDIV.bit.DIV + 1);

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    97d8:	2080      	movs	r0, #128	; 0x80
    97da:	0200      	lsls	r0, r0, #8
		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
	}
}
    97dc:	bd10      	pop	{r4, pc}
    97de:	46c0      	nop			; (mov r8, r8)
    97e0:	0000a8e0 	.word	0x0000a8e0
    97e4:	20000d18 	.word	0x20000d18
    97e8:	40001000 	.word	0x40001000
    97ec:	02dc6c00 	.word	0x02dc6c00
    97f0:	00009f75 	.word	0x00009f75

000097f4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    97f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    97f6:	465f      	mov	r7, fp
    97f8:	4656      	mov	r6, sl
    97fa:	464d      	mov	r5, r9
    97fc:	4644      	mov	r4, r8
    97fe:	b4f0      	push	{r4, r5, r6, r7}
    9800:	b083      	sub	sp, #12
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    9802:	4f30      	ldr	r7, [pc, #192]	; (98c4 <system_clock_source_xosc32k_set_config+0xd0>)
    9804:	8abb      	ldrh	r3, [r7, #20]
    9806:	469c      	mov	ip, r3

	temp.bit.STARTUP = config->startup_time;
    9808:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    980a:	7803      	ldrb	r3, [r0, #0]
    980c:	425a      	negs	r2, r3
    980e:	415a      	adcs	r2, r3
    9810:	4690      	mov	r8, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    9812:	7883      	ldrb	r3, [r0, #2]
    9814:	469b      	mov	fp, r3
	temp.bit.EN32K = config->enable_32khz_output;
    9816:	78c3      	ldrb	r3, [r0, #3]

	temp.bit.ONDEMAND = config->on_demand;
    9818:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    981a:	7a02      	ldrb	r2, [r0, #8]
    981c:	9200      	str	r2, [sp, #0]
	temp.bit.WRTLOCK  = config->write_once;
    981e:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    9820:	4a29      	ldr	r2, [pc, #164]	; (98c8 <system_clock_source_xosc32k_set_config+0xd4>)
    9822:	6841      	ldr	r1, [r0, #4]
    9824:	6091      	str	r1, [r2, #8]

	OSC32KCTRL->CFDCTRL.reg =
    9826:	7ac2      	ldrb	r2, [r0, #11]
    9828:	0092      	lsls	r2, r2, #2
    982a:	4692      	mov	sl, r2
    982c:	7b82      	ldrb	r2, [r0, #14]
    982e:	0052      	lsls	r2, r2, #1
    9830:	4691      	mov	r9, r2
    9832:	4652      	mov	r2, sl
    9834:	4649      	mov	r1, r9
    9836:	430a      	orrs	r2, r1
    9838:	4691      	mov	r9, r2
    983a:	7b42      	ldrb	r2, [r0, #13]
    983c:	4692      	mov	sl, r2
    983e:	464a      	mov	r2, r9
    9840:	4651      	mov	r1, sl
    9842:	430a      	orrs	r2, r1
    9844:	4669      	mov	r1, sp
    9846:	71ca      	strb	r2, [r1, #7]
    9848:	79ca      	ldrb	r2, [r1, #7]
    984a:	75ba      	strb	r2, [r7, #22]
		(config->clock_failure_detector_prescaler << OSC32KCTRL_CFDCTRL_CFDPRESC_Pos) |
		(config->enable_clock_failure_detector << OSC32KCTRL_CFDCTRL_CFDEN_Pos)|
		(config->enable_clock_switch_back << OSC32KCTRL_CFDCTRL_SWBACK_Pos);

	OSC32KCTRL->EVCTRL.reg =
    984c:	7b00      	ldrb	r0, [r0, #12]
    984e:	75f8      	strb	r0, [r7, #23]
			(config->enable_clock_failure_detector_event_outut << OSC32KCTRL_EVCTRL_CFDEO_Pos);

	OSC32KCTRL->XOSC32K = temp;
    9850:	2001      	movs	r0, #1
    9852:	4642      	mov	r2, r8
    9854:	0092      	lsls	r2, r2, #2
    9856:	4690      	mov	r8, r2
    9858:	2204      	movs	r2, #4
    985a:	4691      	mov	r9, r2
    985c:	4662      	mov	r2, ip
    985e:	4649      	mov	r1, r9
    9860:	438a      	bics	r2, r1
    9862:	4694      	mov	ip, r2
    9864:	4642      	mov	r2, r8
    9866:	4661      	mov	r1, ip
    9868:	430a      	orrs	r2, r1
    986a:	4694      	mov	ip, r2
    986c:	4003      	ands	r3, r0
    986e:	00db      	lsls	r3, r3, #3
    9870:	2208      	movs	r2, #8
    9872:	4690      	mov	r8, r2
    9874:	4662      	mov	r2, ip
    9876:	4641      	mov	r1, r8
    9878:	438a      	bics	r2, r1
    987a:	4313      	orrs	r3, r2
    987c:	4659      	mov	r1, fp
    987e:	4001      	ands	r1, r0
    9880:	0109      	lsls	r1, r1, #4
    9882:	2210      	movs	r2, #16
    9884:	4393      	bics	r3, r2
    9886:	430b      	orrs	r3, r1
    9888:	9a00      	ldr	r2, [sp, #0]
    988a:	4002      	ands	r2, r0
    988c:	0192      	lsls	r2, r2, #6
    988e:	2140      	movs	r1, #64	; 0x40
    9890:	438b      	bics	r3, r1
    9892:	4313      	orrs	r3, r2
    9894:	4006      	ands	r6, r0
    9896:	01f6      	lsls	r6, r6, #7
    9898:	2280      	movs	r2, #128	; 0x80
    989a:	4393      	bics	r3, r2
    989c:	4333      	orrs	r3, r6
    989e:	3a79      	subs	r2, #121	; 0x79
    98a0:	4015      	ands	r5, r2
    98a2:	022d      	lsls	r5, r5, #8
    98a4:	4e09      	ldr	r6, [pc, #36]	; (98cc <system_clock_source_xosc32k_set_config+0xd8>)
    98a6:	4033      	ands	r3, r6
    98a8:	432b      	orrs	r3, r5
    98aa:	4004      	ands	r4, r0
    98ac:	0320      	lsls	r0, r4, #12
    98ae:	4c08      	ldr	r4, [pc, #32]	; (98d0 <system_clock_source_xosc32k_set_config+0xdc>)
    98b0:	401c      	ands	r4, r3
    98b2:	4304      	orrs	r4, r0
    98b4:	82bc      	strh	r4, [r7, #20]
}
    98b6:	b003      	add	sp, #12
    98b8:	bc3c      	pop	{r2, r3, r4, r5}
    98ba:	4690      	mov	r8, r2
    98bc:	4699      	mov	r9, r3
    98be:	46a2      	mov	sl, r4
    98c0:	46ab      	mov	fp, r5
    98c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    98c4:	40001400 	.word	0x40001400
    98c8:	20000d18 	.word	0x20000d18
    98cc:	fffff8ff 	.word	0xfffff8ff
    98d0:	ffffefff 	.word	0xffffefff

000098d4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    98d4:	2807      	cmp	r0, #7
    98d6:	d803      	bhi.n	98e0 <system_clock_source_enable+0xc>
    98d8:	0080      	lsls	r0, r0, #2
    98da:	4b18      	ldr	r3, [pc, #96]	; (993c <system_clock_source_enable+0x68>)
    98dc:	581b      	ldr	r3, [r3, r0]
    98de:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    98e0:	2017      	movs	r0, #23
    98e2:	e029      	b.n	9938 <system_clock_source_enable+0x64>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC48M:
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
    98e4:	4a16      	ldr	r2, [pc, #88]	; (9940 <system_clock_source_enable+0x6c>)
    98e6:	7d11      	ldrb	r1, [r2, #20]
    98e8:	2302      	movs	r3, #2
    98ea:	430b      	orrs	r3, r1
    98ec:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    98ee:	2000      	movs	r0, #0
    98f0:	e022      	b.n	9938 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    98f2:	4a14      	ldr	r2, [pc, #80]	; (9944 <system_clock_source_enable+0x70>)
    98f4:	6991      	ldr	r1, [r2, #24]
    98f6:	2302      	movs	r3, #2
    98f8:	430b      	orrs	r3, r1
    98fa:	6193      	str	r3, [r2, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    98fc:	2000      	movs	r0, #0
		OSCCTRL->OSC48MCTRL.reg |= OSCCTRL_OSC48MCTRL_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;
    98fe:	e01b      	b.n	9938 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    9900:	4a0f      	ldr	r2, [pc, #60]	; (9940 <system_clock_source_enable+0x6c>)
    9902:	8a11      	ldrh	r1, [r2, #16]
    9904:	2302      	movs	r3, #2
    9906:	430b      	orrs	r3, r1
    9908:	8213      	strh	r3, [r2, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    990a:	2000      	movs	r0, #0
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;
    990c:	e014      	b.n	9938 <system_clock_source_enable+0x64>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    990e:	4a0d      	ldr	r2, [pc, #52]	; (9944 <system_clock_source_enable+0x70>)
    9910:	8a91      	ldrh	r1, [r2, #20]
    9912:	2302      	movs	r3, #2
    9914:	430b      	orrs	r3, r1
    9916:	8293      	strh	r3, [r2, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    9918:	2000      	movs	r0, #0
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
		break;
    991a:	e00d      	b.n	9938 <system_clock_source_enable+0x64>
	case SYSTEM_CLOCK_SOURCE_DPLL:
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    991c:	4a08      	ldr	r2, [pc, #32]	; (9940 <system_clock_source_enable+0x6c>)
    991e:	7f11      	ldrb	r1, [r2, #28]
    9920:	2302      	movs	r3, #2
    9922:	430b      	orrs	r3, r1
    9924:	7713      	strb	r3, [r2, #28]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    9926:	0010      	movs	r0, r2
    9928:	212c      	movs	r1, #44	; 0x2c
    992a:	2202      	movs	r2, #2
    992c:	5c43      	ldrb	r3, [r0, r1]
    992e:	4213      	tst	r3, r2
    9930:	d1fc      	bne.n	992c <system_clock_source_enable+0x58>
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    9932:	2000      	movs	r0, #0
    9934:	e000      	b.n	9938 <system_clock_source_enable+0x64>
		}
		break;

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    9936:	2000      	movs	r0, #0
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    9938:	4770      	bx	lr
    993a:	46c0      	nop			; (mov r8, r8)
    993c:	0000a900 	.word	0x0000a900
    9940:	40001000 	.word	0x40001000
    9944:	40001400 	.word	0x40001400

00009948 <system_clock_init>:
 * \note OSC48M is always enabled and if the user selects other clocks for GCLK generators,
 * the OSC48M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC48M.
 */
void system_clock_init(void)
{
    9948:	b5f0      	push	{r4, r5, r6, r7, lr}
    994a:	464f      	mov	r7, r9
    994c:	4646      	mov	r6, r8
    994e:	b4c0      	push	{r6, r7}
    9950:	b089      	sub	sp, #36	; 0x24
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BODVDDRDY | SUPC_INTFLAG_BODVDDDET;
    9952:	2203      	movs	r2, #3
    9954:	4b31      	ldr	r3, [pc, #196]	; (9a1c <system_clock_init+0xd4>)
    9956:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    9958:	4a31      	ldr	r2, [pc, #196]	; (9a20 <system_clock_init+0xd8>)
    995a:	6853      	ldr	r3, [r2, #4]
    995c:	211e      	movs	r1, #30
    995e:	438b      	bics	r3, r1
    9960:	6053      	str	r3, [r2, #4]
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    9962:	a804      	add	r0, sp, #16
    9964:	2300      	movs	r3, #0
    9966:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->frequency           = 32768UL;
    9968:	2280      	movs	r2, #128	; 0x80
    996a:	0212      	lsls	r2, r2, #8
    996c:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    996e:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    9970:	2201      	movs	r2, #1
    9972:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    9974:	7203      	strb	r3, [r0, #8]
	config->on_demand           = true;
	config->write_once          = false;
    9976:	7283      	strb	r3, [r0, #10]
	config->clock_failure_detector_prescaler = SYSTEM_CLOCK_XOSC32K_FAILURE_DETECTOR_PRESCALER_1;
    9978:	72c3      	strb	r3, [r0, #11]
	config->enable_clock_failure_detector_event_outut = false;
    997a:	7303      	strb	r3, [r0, #12]
	config->enable_clock_failure_detector = false;
    997c:	7343      	strb	r3, [r0, #13]
	config->enable_clock_switch_back = false;
    997e:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    9980:	3203      	adds	r2, #3
    9982:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    9984:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.enable_clock_failure_detector    = CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_ENABLE;
	xosc32k_conf.enable_clock_failure_detector_event_outut =
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    9986:	4b27      	ldr	r3, [pc, #156]	; (9a24 <system_clock_init+0xdc>)
    9988:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    998a:	2005      	movs	r0, #5
    998c:	4b26      	ldr	r3, [pc, #152]	; (9a28 <system_clock_init+0xe0>)
    998e:	4798      	blx	r3
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    9990:	4926      	ldr	r1, [pc, #152]	; (9a2c <system_clock_init+0xe4>)
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    9992:	2201      	movs	r2, #1
		mask = OSCCTRL_STATUS_XOSCRDY;
		return ((OSCCTRL->STATUS.reg & mask) == mask);

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		mask = OSC32KCTRL_STATUS_XOSC32KRDY;
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    9994:	68cb      	ldr	r3, [r1, #12]
											CONF_CLOCK_XOSC32K_FAILURE_DETECTOR_EVENT_OUTPUT_ENABLE;
	xosc32k_conf.enable_clock_switch_back = CONF_CLOCK_XOSC32K_FAILURE_SWITCH_BACK_ENABLE;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    9996:	421a      	tst	r2, r3
    9998:	d0fc      	beq.n	9994 <system_clock_init+0x4c>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		OSC32KCTRL->XOSC32K.bit.ONDEMAND = 1;
    999a:	4a24      	ldr	r2, [pc, #144]	; (9a2c <system_clock_init+0xe4>)
    999c:	8a91      	ldrh	r1, [r2, #20]
    999e:	2380      	movs	r3, #128	; 0x80
    99a0:	430b      	orrs	r3, r1
    99a2:	8293      	strh	r3, [r2, #20]
	system_clock_source_osc32k_set_config(&osc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
#endif

	/* OSC48M */
	OSCCTRL->OSC48MCTRL.reg |= (CONF_CLOCK_OSC48M_ON_DEMAND << OSCCTRL_OSC48MCTRL_ONDEMAND_Pos)
    99a4:	4b22      	ldr	r3, [pc, #136]	; (9a30 <system_clock_init+0xe8>)
    99a6:	7d19      	ldrb	r1, [r3, #20]
    99a8:	2280      	movs	r2, #128	; 0x80
    99aa:	430a      	orrs	r2, r1
    99ac:	751a      	strb	r2, [r3, #20]
								|(CONF_CLOCK_OSC48M_RUN_IN_STANDBY << OSCCTRL_OSC48MCTRL_RUNSTDBY_Pos);

	if (CONF_CLOCK_OSC48M_FREQ_DIV != SYSTEM_OSC48M_DIV_12){
		OSCCTRL->OSC48MDIV.reg = OSCCTRL_OSC48MDIV_DIV(CONF_CLOCK_OSC48M_FREQ_DIV);
    99ae:	2202      	movs	r2, #2
    99b0:	755a      	strb	r2, [r3, #21]
		while(OSCCTRL->OSC48MSYNCBUSY.reg) ;
    99b2:	001a      	movs	r2, r3
    99b4:	6993      	ldr	r3, [r2, #24]
    99b6:	2b00      	cmp	r3, #0
    99b8:	d1fc      	bne.n	99b4 <system_clock_init+0x6c>
	}

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    99ba:	4b1e      	ldr	r3, [pc, #120]	; (9a34 <system_clock_init+0xec>)
    99bc:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    99be:	ac01      	add	r4, sp, #4
    99c0:	2601      	movs	r6, #1
    99c2:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    99c4:	2500      	movs	r5, #0
    99c6:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    99c8:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    99ca:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    99cc:	2305      	movs	r3, #5
    99ce:	7023      	strb	r3, [r4, #0]
    99d0:	0021      	movs	r1, r4
    99d2:	2001      	movs	r0, #1
    99d4:	4b18      	ldr	r3, [pc, #96]	; (9a38 <system_clock_init+0xf0>)
    99d6:	4698      	mov	r8, r3
    99d8:	4798      	blx	r3
    99da:	2001      	movs	r0, #1
    99dc:	4f17      	ldr	r7, [pc, #92]	; (9a3c <system_clock_init+0xf4>)
    99de:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    99e0:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    99e2:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    99e4:	2306      	movs	r3, #6
    99e6:	4699      	mov	r9, r3
    99e8:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    99ea:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    99ec:	7265      	strb	r5, [r4, #9]
    99ee:	0021      	movs	r1, r4
    99f0:	2008      	movs	r0, #8
    99f2:	47c0      	blx	r8
    99f4:	2008      	movs	r0, #8
    99f6:	47b8      	blx	r7
 * \param[in] divider  CPU clock divider to set
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    99f8:	4b11      	ldr	r3, [pc, #68]	; (9a40 <system_clock_init+0xf8>)
    99fa:	711e      	strb	r6, [r3, #4]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    99fc:	6066      	str	r6, [r4, #4]
	config->high_when_disabled = false;
    99fe:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22  || SAMR30
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
    9a00:	464b      	mov	r3, r9
    9a02:	7023      	strb	r3, [r4, #0]
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    9a04:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    9a06:	7265      	strb	r5, [r4, #9]
	system_cpu_clock_set_divider(CONF_CLOCK_CPU_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    9a08:	0021      	movs	r1, r4
    9a0a:	2000      	movs	r0, #0
    9a0c:	47c0      	blx	r8
    9a0e:	2000      	movs	r0, #0
    9a10:	47b8      	blx	r7
#endif

}
    9a12:	b009      	add	sp, #36	; 0x24
    9a14:	bc0c      	pop	{r2, r3}
    9a16:	4690      	mov	r8, r2
    9a18:	4699      	mov	r9, r3
    9a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    9a1c:	40001800 	.word	0x40001800
    9a20:	41004000 	.word	0x41004000
    9a24:	000097f5 	.word	0x000097f5
    9a28:	000098d5 	.word	0x000098d5
    9a2c:	40001400 	.word	0x40001400
    9a30:	40001000 	.word	0x40001000
    9a34:	00009a45 	.word	0x00009a45
    9a38:	00009a69 	.word	0x00009a69
    9a3c:	00009b15 	.word	0x00009b15
    9a40:	40000800 	.word	0x40000800

00009a44 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			MCLK->APBAMASK.reg |= mask;
    9a44:	4a06      	ldr	r2, [pc, #24]	; (9a60 <system_gclk_init+0x1c>)
    9a46:	6951      	ldr	r1, [r2, #20]
    9a48:	2380      	movs	r3, #128	; 0x80
    9a4a:	430b      	orrs	r3, r1
    9a4c:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    9a4e:	2201      	movs	r2, #1
    9a50:	4b04      	ldr	r3, [pc, #16]	; (9a64 <system_gclk_init+0x20>)
    9a52:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    9a54:	0019      	movs	r1, r3
    9a56:	780b      	ldrb	r3, [r1, #0]
    9a58:	4213      	tst	r3, r2
    9a5a:	d1fc      	bne.n	9a56 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    9a5c:	4770      	bx	lr
    9a5e:	46c0      	nop			; (mov r8, r8)
    9a60:	40000800 	.word	0x40000800
    9a64:	40001c00 	.word	0x40001c00

00009a68 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    9a68:	b570      	push	{r4, r5, r6, lr}
    9a6a:	0005      	movs	r5, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    9a6c:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    9a6e:	784b      	ldrb	r3, [r1, #1]
    9a70:	2b00      	cmp	r3, #0
    9a72:	d002      	beq.n	9a7a <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    9a74:	2380      	movs	r3, #128	; 0x80
    9a76:	00db      	lsls	r3, r3, #3
    9a78:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    9a7a:	7a4b      	ldrb	r3, [r1, #9]
    9a7c:	2b00      	cmp	r3, #0
    9a7e:	d002      	beq.n	9a86 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    9a80:	2380      	movs	r3, #128	; 0x80
    9a82:	011b      	lsls	r3, r3, #4
    9a84:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    9a86:	684a      	ldr	r2, [r1, #4]
    9a88:	2a01      	cmp	r2, #1
    9a8a:	d917      	bls.n	9abc <system_gclk_gen_set_config+0x54>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    9a8c:	1e53      	subs	r3, r2, #1
    9a8e:	421a      	tst	r2, r3
    9a90:	d10f      	bne.n	9ab2 <system_gclk_gen_set_config+0x4a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9a92:	2a02      	cmp	r2, #2
    9a94:	d906      	bls.n	9aa4 <system_gclk_gen_set_config+0x3c>
    9a96:	2302      	movs	r3, #2
    9a98:	2000      	movs	r0, #0
						mask <<= 1) {
				div2_count++;
    9a9a:	3001      	adds	r0, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    9a9c:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    9a9e:	429a      	cmp	r2, r3
    9aa0:	d8fb      	bhi.n	9a9a <system_gclk_gen_set_config+0x32>
    9aa2:	e000      	b.n	9aa6 <system_gclk_gen_set_config+0x3e>
    9aa4:	2000      	movs	r0, #0
    9aa6:	2380      	movs	r3, #128	; 0x80
    9aa8:	015b      	lsls	r3, r3, #5
    9aaa:	431c      	orrs	r4, r3
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    9aac:	0400      	lsls	r0, r0, #16
    9aae:	4304      	orrs	r4, r0
    9ab0:	e004      	b.n	9abc <system_gclk_gen_set_config+0x54>

			new_genctrl_config  |=
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    9ab2:	0412      	lsls	r2, r2, #16
    9ab4:	2380      	movs	r3, #128	; 0x80
    9ab6:	009b      	lsls	r3, r3, #2
    9ab8:	431a      	orrs	r2, r3
    9aba:	4314      	orrs	r4, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    9abc:	7a0b      	ldrb	r3, [r1, #8]
    9abe:	2b00      	cmp	r3, #0
    9ac0:	d002      	beq.n	9ac8 <system_gclk_gen_set_config+0x60>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    9ac2:	2380      	movs	r3, #128	; 0x80
    9ac4:	019b      	lsls	r3, r3, #6
    9ac6:	431c      	orrs	r4, r3
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9ac8:	2604      	movs	r6, #4
    9aca:	40ae      	lsls	r6, r5
    9acc:	490d      	ldr	r1, [pc, #52]	; (9b04 <system_gclk_gen_set_config+0x9c>)
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    9ace:	4a0e      	ldr	r2, [pc, #56]	; (9b08 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9ad0:	684b      	ldr	r3, [r1, #4]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing(generator)) {
    9ad2:	4013      	ands	r3, r2
    9ad4:	421e      	tst	r6, r3
    9ad6:	d1fb      	bne.n	9ad0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9ad8:	4b0c      	ldr	r3, [pc, #48]	; (9b0c <system_gclk_gen_set_config+0xa4>)
    9ada:	4798      	blx	r3
    9adc:	00ad      	lsls	r5, r5, #2
    9ade:	4b09      	ldr	r3, [pc, #36]	; (9b04 <system_gclk_gen_set_config+0x9c>)
    9ae0:	469c      	mov	ip, r3
    9ae2:	4465      	add	r5, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    9ae4:	6a28      	ldr	r0, [r5, #32]
    9ae6:	2380      	movs	r3, #128	; 0x80
    9ae8:	005b      	lsls	r3, r3, #1
    9aea:	4018      	ands	r0, r3
    9aec:	4320      	orrs	r0, r4
    9aee:	6228      	str	r0, [r5, #32]
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9af0:	4661      	mov	r1, ip

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    9af2:	4a05      	ldr	r2, [pc, #20]	; (9b08 <system_gclk_gen_set_config+0xa0>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9af4:	684b      	ldr	r3, [r1, #4]

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);

	while (system_gclk_is_syncing(generator)) {
    9af6:	4013      	ands	r3, r2
    9af8:	421e      	tst	r6, r3
    9afa:	d1fb      	bne.n	9af4 <system_gclk_gen_set_config+0x8c>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9afc:	4b04      	ldr	r3, [pc, #16]	; (9b10 <system_gclk_gen_set_config+0xa8>)
    9afe:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    9b00:	bd70      	pop	{r4, r5, r6, pc}
    9b02:	46c0      	nop			; (mov r8, r8)
    9b04:	40001c00 	.word	0x40001c00
    9b08:	000007fc 	.word	0x000007fc
    9b0c:	00009729 	.word	0x00009729
    9b10:	00009769 	.word	0x00009769

00009b14 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    9b14:	b510      	push	{r4, lr}
    9b16:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9b18:	2204      	movs	r2, #4
    9b1a:	4082      	lsls	r2, r0
    9b1c:	4809      	ldr	r0, [pc, #36]	; (9b44 <system_gclk_gen_enable+0x30>)
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9b1e:	490a      	ldr	r1, [pc, #40]	; (9b48 <system_gclk_gen_enable+0x34>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9b20:	6843      	ldr	r3, [r0, #4]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9b22:	400b      	ands	r3, r1
    9b24:	421a      	tst	r2, r3
    9b26:	d1fb      	bne.n	9b20 <system_gclk_gen_enable+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9b28:	4b08      	ldr	r3, [pc, #32]	; (9b4c <system_gclk_gen_enable+0x38>)
    9b2a:	4798      	blx	r3
    9b2c:	00a4      	lsls	r4, r4, #2
    9b2e:	4b05      	ldr	r3, [pc, #20]	; (9b44 <system_gclk_gen_enable+0x30>)
    9b30:	469c      	mov	ip, r3
    9b32:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    9b34:	6a23      	ldr	r3, [r4, #32]
    9b36:	2280      	movs	r2, #128	; 0x80
    9b38:	0052      	lsls	r2, r2, #1
    9b3a:	4313      	orrs	r3, r2
    9b3c:	6223      	str	r3, [r4, #32]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9b3e:	4b04      	ldr	r3, [pc, #16]	; (9b50 <system_gclk_gen_enable+0x3c>)
    9b40:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    9b42:	bd10      	pop	{r4, pc}
    9b44:	40001c00 	.word	0x40001c00
    9b48:	000007fc 	.word	0x000007fc
    9b4c:	00009729 	.word	0x00009729
    9b50:	00009769 	.word	0x00009769

00009b54 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    9b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9b56:	0004      	movs	r4, r0
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9b58:	2204      	movs	r2, #4
    9b5a:	4082      	lsls	r2, r0
    9b5c:	4812      	ldr	r0, [pc, #72]	; (9ba8 <system_gclk_gen_get_hz+0x54>)
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9b5e:	4913      	ldr	r1, [pc, #76]	; (9bac <system_gclk_gen_get_hz+0x58>)
  * \retval true if the module synchronization is ongoing
  */
static inline bool system_gclk_is_syncing(const uint8_t generator)
{

	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    9b60:	6843      	ldr	r3, [r0, #4]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing(generator)) {
    9b62:	400b      	ands	r3, r1
    9b64:	421a      	tst	r2, r3
    9b66:	d1fb      	bne.n	9b60 <system_gclk_gen_get_hz+0xc>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9b68:	4b11      	ldr	r3, [pc, #68]	; (9bb0 <system_gclk_gen_get_hz+0x5c>)
    9b6a:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    9b6c:	4f0e      	ldr	r7, [pc, #56]	; (9ba8 <system_gclk_gen_get_hz+0x54>)
    9b6e:	3408      	adds	r4, #8
    9b70:	00a4      	lsls	r4, r4, #2
    9b72:	59e0      	ldr	r0, [r4, r7]
    9b74:	0740      	lsls	r0, r0, #29
    9b76:	0f40      	lsrs	r0, r0, #29
	};

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    9b78:	4b0e      	ldr	r3, [pc, #56]	; (9bb4 <system_gclk_gen_get_hz+0x60>)
    9b7a:	4798      	blx	r3
    9b7c:	0006      	movs	r6, r0
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    9b7e:	59e5      	ldr	r5, [r4, r7]
    9b80:	04ed      	lsls	r5, r5, #19
    9b82:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    9b84:	59e4      	ldr	r4, [r4, r7]
    9b86:	0c24      	lsrs	r4, r4, #16
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9b88:	4b0b      	ldr	r3, [pc, #44]	; (9bb8 <system_gclk_gen_get_hz+0x64>)
    9b8a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    9b8c:	2d00      	cmp	r5, #0
    9b8e:	d107      	bne.n	9ba0 <system_gclk_gen_get_hz+0x4c>
    9b90:	2c01      	cmp	r4, #1
    9b92:	d907      	bls.n	9ba4 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    9b94:	0021      	movs	r1, r4
    9b96:	0030      	movs	r0, r6
    9b98:	4b08      	ldr	r3, [pc, #32]	; (9bbc <system_gclk_gen_get_hz+0x68>)
    9b9a:	4798      	blx	r3
    9b9c:	0006      	movs	r6, r0
    9b9e:	e001      	b.n	9ba4 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    9ba0:	3401      	adds	r4, #1
    9ba2:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    9ba4:	0030      	movs	r0, r6
    9ba6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9ba8:	40001c00 	.word	0x40001c00
    9bac:	000007fc 	.word	0x000007fc
    9bb0:	00009729 	.word	0x00009729
    9bb4:	00009799 	.word	0x00009799
    9bb8:	00009769 	.word	0x00009769
    9bbc:	00009f75 	.word	0x00009f75

00009bc0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    9bc0:	b510      	push	{r4, lr}
    9bc2:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9bc4:	4b09      	ldr	r3, [pc, #36]	; (9bec <system_gclk_chan_enable+0x2c>)
    9bc6:	4798      	blx	r3
    9bc8:	00a0      	lsls	r0, r4, #2
    9bca:	4b09      	ldr	r3, [pc, #36]	; (9bf0 <system_gclk_chan_enable+0x30>)
    9bcc:	469c      	mov	ip, r3
    9bce:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    9bd0:	2280      	movs	r2, #128	; 0x80
    9bd2:	5881      	ldr	r1, [r0, r2]
    9bd4:	2340      	movs	r3, #64	; 0x40
    9bd6:	430b      	orrs	r3, r1
    9bd8:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    9bda:	2180      	movs	r1, #128	; 0x80
    9bdc:	3a40      	subs	r2, #64	; 0x40
    9bde:	5843      	ldr	r3, [r0, r1]
    9be0:	421a      	tst	r2, r3
    9be2:	d0fc      	beq.n	9bde <system_gclk_chan_enable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9be4:	4b03      	ldr	r3, [pc, #12]	; (9bf4 <system_gclk_chan_enable+0x34>)
    9be6:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9be8:	bd10      	pop	{r4, pc}
    9bea:	46c0      	nop			; (mov r8, r8)
    9bec:	00009729 	.word	0x00009729
    9bf0:	40001c00 	.word	0x40001c00
    9bf4:	00009769 	.word	0x00009769

00009bf8 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    9bf8:	b510      	push	{r4, lr}
    9bfa:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9bfc:	4b09      	ldr	r3, [pc, #36]	; (9c24 <system_gclk_chan_disable+0x2c>)
    9bfe:	4798      	blx	r3
    9c00:	00a0      	lsls	r0, r4, #2
    9c02:	4b09      	ldr	r3, [pc, #36]	; (9c28 <system_gclk_chan_disable+0x30>)
    9c04:	469c      	mov	ip, r3
    9c06:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    9c08:	2280      	movs	r2, #128	; 0x80
    9c0a:	5883      	ldr	r3, [r0, r2]
    9c0c:	2140      	movs	r1, #64	; 0x40
    9c0e:	438b      	bics	r3, r1
    9c10:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    9c12:	3140      	adds	r1, #64	; 0x40
    9c14:	3a40      	subs	r2, #64	; 0x40
    9c16:	5843      	ldr	r3, [r0, r1]
    9c18:	421a      	tst	r2, r3
    9c1a:	d1fc      	bne.n	9c16 <system_gclk_chan_disable+0x1e>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9c1c:	4b03      	ldr	r3, [pc, #12]	; (9c2c <system_gclk_chan_disable+0x34>)
    9c1e:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    9c20:	bd10      	pop	{r4, pc}
    9c22:	46c0      	nop			; (mov r8, r8)
    9c24:	00009729 	.word	0x00009729
    9c28:	40001c00 	.word	0x40001c00
    9c2c:	00009769 	.word	0x00009769

00009c30 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    9c30:	b570      	push	{r4, r5, r6, lr}
    9c32:	0004      	movs	r4, r0
    9c34:	000d      	movs	r5, r1
	/* Sanity check arguments */
	Assert(config);

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    9c36:	4b05      	ldr	r3, [pc, #20]	; (9c4c <system_gclk_chan_set_config+0x1c>)
    9c38:	4798      	blx	r3

	/* Configure the peripheral channel */
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    9c3a:	782b      	ldrb	r3, [r5, #0]
    9c3c:	220f      	movs	r2, #15
    9c3e:	4013      	ands	r3, r2
    9c40:	3420      	adds	r4, #32
    9c42:	00a4      	lsls	r4, r4, #2
    9c44:	4a02      	ldr	r2, [pc, #8]	; (9c50 <system_gclk_chan_set_config+0x20>)
    9c46:	50a3      	str	r3, [r4, r2]


}
    9c48:	bd70      	pop	{r4, r5, r6, pc}
    9c4a:	46c0      	nop			; (mov r8, r8)
    9c4c:	00009bf9 	.word	0x00009bf9
    9c50:	40001c00 	.word	0x40001c00

00009c54 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    9c54:	b510      	push	{r4, lr}
    9c56:	0004      	movs	r4, r0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    9c58:	4b06      	ldr	r3, [pc, #24]	; (9c74 <system_gclk_chan_get_hz+0x20>)
    9c5a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    9c5c:	3420      	adds	r4, #32
    9c5e:	00a4      	lsls	r4, r4, #2
    9c60:	4b05      	ldr	r3, [pc, #20]	; (9c78 <system_gclk_chan_get_hz+0x24>)
    9c62:	58e4      	ldr	r4, [r4, r3]
    9c64:	0724      	lsls	r4, r4, #28
    9c66:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    9c68:	4b04      	ldr	r3, [pc, #16]	; (9c7c <system_gclk_chan_get_hz+0x28>)
    9c6a:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    9c6c:	0020      	movs	r0, r4
    9c6e:	4b04      	ldr	r3, [pc, #16]	; (9c80 <system_gclk_chan_get_hz+0x2c>)
    9c70:	4798      	blx	r3
}
    9c72:	bd10      	pop	{r4, pc}
    9c74:	00009729 	.word	0x00009729
    9c78:	40001c00 	.word	0x40001c00
    9c7c:	00009769 	.word	0x00009769
    9c80:	00009b55 	.word	0x00009b55

00009c84 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    9c84:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    9c86:	78d3      	ldrb	r3, [r2, #3]
    9c88:	2b00      	cmp	r3, #0
    9c8a:	d11e      	bne.n	9cca <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    9c8c:	7813      	ldrb	r3, [r2, #0]
    9c8e:	2b80      	cmp	r3, #128	; 0x80
    9c90:	d004      	beq.n	9c9c <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    9c92:	061b      	lsls	r3, r3, #24
    9c94:	2480      	movs	r4, #128	; 0x80
    9c96:	0264      	lsls	r4, r4, #9
    9c98:	4323      	orrs	r3, r4
    9c9a:	e000      	b.n	9c9e <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    9c9c:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    9c9e:	7854      	ldrb	r4, [r2, #1]
    9ca0:	2502      	movs	r5, #2
    9ca2:	43ac      	bics	r4, r5
    9ca4:	d10a      	bne.n	9cbc <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    9ca6:	7894      	ldrb	r4, [r2, #2]
    9ca8:	2c00      	cmp	r4, #0
    9caa:	d103      	bne.n	9cb4 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    9cac:	2480      	movs	r4, #128	; 0x80
    9cae:	02a4      	lsls	r4, r4, #10
    9cb0:	4323      	orrs	r3, r4
    9cb2:	e002      	b.n	9cba <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    9cb4:	24c0      	movs	r4, #192	; 0xc0
    9cb6:	02e4      	lsls	r4, r4, #11
    9cb8:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    9cba:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9cbc:	7854      	ldrb	r4, [r2, #1]
    9cbe:	3c01      	subs	r4, #1
    9cc0:	2c01      	cmp	r4, #1
    9cc2:	d812      	bhi.n	9cea <_system_pinmux_config+0x66>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    9cc4:	4c18      	ldr	r4, [pc, #96]	; (9d28 <_system_pinmux_config+0xa4>)
    9cc6:	4023      	ands	r3, r4
    9cc8:	e00f      	b.n	9cea <_system_pinmux_config+0x66>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    9cca:	6041      	str	r1, [r0, #4]

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9ccc:	040b      	lsls	r3, r1, #16
    9cce:	0c1b      	lsrs	r3, r3, #16
    9cd0:	24a0      	movs	r4, #160	; 0xa0
    9cd2:	05e4      	lsls	r4, r4, #23
    9cd4:	4323      	orrs	r3, r4
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9cd6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9cd8:	0c0b      	lsrs	r3, r1, #16
    9cda:	24d0      	movs	r4, #208	; 0xd0
    9cdc:	0624      	lsls	r4, r4, #24
    9cde:	4323      	orrs	r3, r4
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9ce0:	6283      	str	r3, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    9ce2:	78d3      	ldrb	r3, [r2, #3]
    9ce4:	2b00      	cmp	r3, #0
    9ce6:	d018      	beq.n	9d1a <_system_pinmux_config+0x96>
    9ce8:	e01c      	b.n	9d24 <_system_pinmux_config+0xa0>

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    9cea:	040c      	lsls	r4, r1, #16
    9cec:	0c24      	lsrs	r4, r4, #16
    9cee:	25a0      	movs	r5, #160	; 0xa0
    9cf0:	05ed      	lsls	r5, r5, #23
    9cf2:	432c      	orrs	r4, r5
    9cf4:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9cf6:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    9cf8:	0c0c      	lsrs	r4, r1, #16
    9cfa:	25d0      	movs	r5, #208	; 0xd0
    9cfc:	062d      	lsls	r5, r5, #24
    9cfe:	432c      	orrs	r4, r5
    9d00:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    9d02:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    9d04:	78d4      	ldrb	r4, [r2, #3]
    9d06:	2c00      	cmp	r4, #0
    9d08:	d10c      	bne.n	9d24 <_system_pinmux_config+0xa0>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    9d0a:	035b      	lsls	r3, r3, #13
    9d0c:	d505      	bpl.n	9d1a <_system_pinmux_config+0x96>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    9d0e:	7893      	ldrb	r3, [r2, #2]
    9d10:	2b01      	cmp	r3, #1
    9d12:	d101      	bne.n	9d18 <_system_pinmux_config+0x94>
				port->OUTSET.reg = pin_mask;
    9d14:	6181      	str	r1, [r0, #24]
    9d16:	e000      	b.n	9d1a <_system_pinmux_config+0x96>
			} else {
				port->OUTCLR.reg = pin_mask;
    9d18:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    9d1a:	7853      	ldrb	r3, [r2, #1]
    9d1c:	3b01      	subs	r3, #1
    9d1e:	2b01      	cmp	r3, #1
    9d20:	d800      	bhi.n	9d24 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    9d22:	6081      	str	r1, [r0, #8]
		}
	}
}
    9d24:	bd30      	pop	{r4, r5, pc}
    9d26:	46c0      	nop			; (mov r8, r8)
    9d28:	fffbffff 	.word	0xfffbffff

00009d2c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    9d2c:	b510      	push	{r4, lr}
    9d2e:	0003      	movs	r3, r0
    9d30:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d32:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    9d34:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    9d36:	2900      	cmp	r1, #0
    9d38:	d105      	bne.n	9d46 <system_pinmux_pin_set_config+0x1a>
		return &(ports[port_index]->Group[group_index]);
    9d3a:	0958      	lsrs	r0, r3, #5
    9d3c:	01c0      	lsls	r0, r0, #7
    9d3e:	2182      	movs	r1, #130	; 0x82
    9d40:	05c9      	lsls	r1, r1, #23
    9d42:	468c      	mov	ip, r1
    9d44:	4460      	add	r0, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));

	_system_pinmux_config(port, pin_mask, config);
    9d46:	211f      	movs	r1, #31
    9d48:	400b      	ands	r3, r1
    9d4a:	391e      	subs	r1, #30
    9d4c:	4099      	lsls	r1, r3
    9d4e:	4b01      	ldr	r3, [pc, #4]	; (9d54 <system_pinmux_pin_set_config+0x28>)
    9d50:	4798      	blx	r3
}
    9d52:	bd10      	pop	{r4, pc}
    9d54:	00009c85 	.word	0x00009c85

00009d58 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    9d58:	4770      	bx	lr
    9d5a:	46c0      	nop			; (mov r8, r8)

00009d5c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    9d5c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    9d5e:	4b05      	ldr	r3, [pc, #20]	; (9d74 <system_init+0x18>)
    9d60:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    9d62:	4b05      	ldr	r3, [pc, #20]	; (9d78 <system_init+0x1c>)
    9d64:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    9d66:	4b05      	ldr	r3, [pc, #20]	; (9d7c <system_init+0x20>)
    9d68:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    9d6a:	4b05      	ldr	r3, [pc, #20]	; (9d80 <system_init+0x24>)
    9d6c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    9d6e:	4b05      	ldr	r3, [pc, #20]	; (9d84 <system_init+0x28>)
    9d70:	4798      	blx	r3
}
    9d72:	bd10      	pop	{r4, pc}
    9d74:	00009949 	.word	0x00009949
    9d78:	00009725 	.word	0x00009725
    9d7c:	00009d59 	.word	0x00009d59
    9d80:	000088ed 	.word	0x000088ed
    9d84:	00009d59 	.word	0x00009d59

00009d88 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    9d88:	e7fe      	b.n	9d88 <Dummy_Handler>
    9d8a:	46c0      	nop			; (mov r8, r8)

00009d8c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    9d8c:	b510      	push	{r4, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    9d8e:	4b1b      	ldr	r3, [pc, #108]	; (9dfc <Reset_Handler+0x70>)
    9d90:	4a1b      	ldr	r2, [pc, #108]	; (9e00 <Reset_Handler+0x74>)
    9d92:	429a      	cmp	r2, r3
    9d94:	d003      	beq.n	9d9e <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    9d96:	4b1b      	ldr	r3, [pc, #108]	; (9e04 <Reset_Handler+0x78>)
    9d98:	4a18      	ldr	r2, [pc, #96]	; (9dfc <Reset_Handler+0x70>)
    9d9a:	429a      	cmp	r2, r3
    9d9c:	d304      	bcc.n	9da8 <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9d9e:	4b1a      	ldr	r3, [pc, #104]	; (9e08 <Reset_Handler+0x7c>)
    9da0:	4a1a      	ldr	r2, [pc, #104]	; (9e0c <Reset_Handler+0x80>)
    9da2:	429a      	cmp	r2, r3
    9da4:	d310      	bcc.n	9dc8 <Reset_Handler+0x3c>
    9da6:	e01e      	b.n	9de6 <Reset_Handler+0x5a>
    9da8:	4a19      	ldr	r2, [pc, #100]	; (9e10 <Reset_Handler+0x84>)
    9daa:	4b16      	ldr	r3, [pc, #88]	; (9e04 <Reset_Handler+0x78>)
    9dac:	3303      	adds	r3, #3
    9dae:	1a9b      	subs	r3, r3, r2
    9db0:	089b      	lsrs	r3, r3, #2
    9db2:	3301      	adds	r3, #1
    9db4:	009b      	lsls	r3, r3, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    9db6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    9db8:	4810      	ldr	r0, [pc, #64]	; (9dfc <Reset_Handler+0x70>)
    9dba:	4911      	ldr	r1, [pc, #68]	; (9e00 <Reset_Handler+0x74>)
    9dbc:	588c      	ldr	r4, [r1, r2]
    9dbe:	5084      	str	r4, [r0, r2]
    9dc0:	3204      	adds	r2, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    9dc2:	429a      	cmp	r2, r3
    9dc4:	d1fa      	bne.n	9dbc <Reset_Handler+0x30>
    9dc6:	e7ea      	b.n	9d9e <Reset_Handler+0x12>
    9dc8:	4a12      	ldr	r2, [pc, #72]	; (9e14 <Reset_Handler+0x88>)
    9dca:	4b0f      	ldr	r3, [pc, #60]	; (9e08 <Reset_Handler+0x7c>)
    9dcc:	3303      	adds	r3, #3
    9dce:	1a9b      	subs	r3, r3, r2
    9dd0:	089b      	lsrs	r3, r3, #2
    9dd2:	3301      	adds	r3, #1
    9dd4:	009b      	lsls	r3, r3, #2
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9dd6:	2200      	movs	r2, #0
                *pDest++ = 0;
    9dd8:	480c      	ldr	r0, [pc, #48]	; (9e0c <Reset_Handler+0x80>)
    9dda:	2100      	movs	r1, #0
    9ddc:	1814      	adds	r4, r2, r0
    9dde:	6021      	str	r1, [r4, #0]
    9de0:	3204      	adds	r2, #4
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    9de2:	429a      	cmp	r2, r3
    9de4:	d1fa      	bne.n	9ddc <Reset_Handler+0x50>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    9de6:	4a0c      	ldr	r2, [pc, #48]	; (9e18 <Reset_Handler+0x8c>)
    9de8:	21ff      	movs	r1, #255	; 0xff
    9dea:	4b0c      	ldr	r3, [pc, #48]	; (9e1c <Reset_Handler+0x90>)
    9dec:	438b      	bics	r3, r1
    9dee:	6093      	str	r3, [r2, #8]

        /* Initialize the C library */
        __libc_init_array();
    9df0:	4b0b      	ldr	r3, [pc, #44]	; (9e20 <Reset_Handler+0x94>)
    9df2:	4798      	blx	r3

        /* Branch to main function */
        main();
    9df4:	4b0b      	ldr	r3, [pc, #44]	; (9e24 <Reset_Handler+0x98>)
    9df6:	4798      	blx	r3
    9df8:	e7fe      	b.n	9df8 <Reset_Handler+0x6c>
    9dfa:	46c0      	nop			; (mov r8, r8)
    9dfc:	20000000 	.word	0x20000000
    9e00:	0000a940 	.word	0x0000a940
    9e04:	2000000c 	.word	0x2000000c
    9e08:	20001168 	.word	0x20001168
    9e0c:	2000000c 	.word	0x2000000c
    9e10:	20000004 	.word	0x20000004
    9e14:	20000010 	.word	0x20000010
    9e18:	e000ed00 	.word	0xe000ed00
    9e1c:	00004000 	.word	0x00004000
    9e20:	0000a261 	.word	0x0000a261
    9e24:	00009e29 	.word	0x00009e29

00009e28 <main>:

static volatile unsigned char flash_data[] __attribute__((section(".physicalsection")))={"const data"};


int main (void)
{
    9e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t temp = flash_data[0] ;
    9e2a:	4b36      	ldr	r3, [pc, #216]	; (9f04 <main+0xdc>)
    9e2c:	781b      	ldrb	r3, [r3, #0]
	temp = temp;
	static uint32_t afeerr_cnt = 0;
	
	system_init();
    9e2e:	4b36      	ldr	r3, [pc, #216]	; (9f08 <main+0xe0>)
    9e30:	4798      	blx	r3
	
	/* Initialize the delay driver */
	delay_init();
    9e32:	4b36      	ldr	r3, [pc, #216]	; (9f0c <main+0xe4>)
    9e34:	4798      	blx	r3
	//uint8_t string[] = "Hello World!\r\n";
	//Usart_send_buff(string,12);
	#endif // DEBUG
	
	/*  Init LED  */
	Configure_Led();
    9e36:	4b36      	ldr	r3, [pc, #216]	; (9f10 <main+0xe8>)
    9e38:	4798      	blx	r3
	
	/*  Init WDT  */
	//Configure_Wdt();
	
	/*  Init SPI  */	
	Configure_Spi_Master();
    9e3a:	4b36      	ldr	r3, [pc, #216]	; (9f14 <main+0xec>)
    9e3c:	4798      	blx	r3
	
	/*  Init flash  */
	Configure_Flash();
    9e3e:	4b36      	ldr	r3, [pc, #216]	; (9f18 <main+0xf0>)
    9e40:	4798      	blx	r3
	
	/* Init ADC0 */
	Configure_Adc();
    9e42:	4b36      	ldr	r3, [pc, #216]	; (9f1c <main+0xf4>)
    9e44:	4798      	blx	r3
	
	/* Init GPIO */
	Configure_GPIO();
    9e46:	4b36      	ldr	r3, [pc, #216]	; (9f20 <main+0xf8>)
    9e48:	4798      	blx	r3
	
	/* Init CAN */
	configure_can();
    9e4a:	4b36      	ldr	r3, [pc, #216]	; (9f24 <main+0xfc>)
    9e4c:	4798      	blx	r3
	can_set_standard_filter_1();
    9e4e:	4b36      	ldr	r3, [pc, #216]	; (9f28 <main+0x100>)
    9e50:	4798      	blx	r3
	buff_init();
    9e52:	4b36      	ldr	r3, [pc, #216]	; (9f2c <main+0x104>)
    9e54:	4798      	blx	r3
	
	/* 上电变量初始化 */
	PowerOn_Init();
    9e56:	4b36      	ldr	r3, [pc, #216]	; (9f30 <main+0x108>)
    9e58:	4798      	blx	r3
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9e5a:	2482      	movs	r4, #130	; 0x82
    9e5c:	05e4      	lsls	r4, r4, #23
    9e5e:	0025      	movs	r5, r4
    9e60:	3580      	adds	r5, #128	; 0x80
    9e62:	2780      	movs	r7, #128	; 0x80
    9e64:	02bf      	lsls	r7, r7, #10
    9e66:	61af      	str	r7, [r5, #24]
	
	VPC_High();
	delay_ms(50);
    9e68:	2032      	movs	r0, #50	; 0x32
    9e6a:	4e32      	ldr	r6, [pc, #200]	; (9f34 <main+0x10c>)
    9e6c:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
    9e6e:	616f      	str	r7, [r5, #20]
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    9e70:	2501      	movs	r5, #1
    9e72:	4b31      	ldr	r3, [pc, #196]	; (9f38 <main+0x110>)
    9e74:	701d      	strb	r5, [r3, #0]
    9e76:	f3bf 8f5f 	dmb	sy
    9e7a:	b662      	cpsie	i
	VPC_Low();

	system_interrupt_enable_global();

	/* 从EEPROM恢复各变量的值 */
	SYS_EEPROM_Init();
    9e7c:	4b2f      	ldr	r3, [pc, #188]	; (9f3c <main+0x114>)
    9e7e:	4798      	blx	r3
	g_sys_cap.val.full_cap = cap_update;
    9e80:	4b2f      	ldr	r3, [pc, #188]	; (9f40 <main+0x118>)
    9e82:	881b      	ldrh	r3, [r3, #0]
    9e84:	b29b      	uxth	r3, r3
    9e86:	4a2f      	ldr	r2, [pc, #188]	; (9f44 <main+0x11c>)
    9e88:	8013      	strh	r3, [r2, #0]
	
	/* 初始化AFE */
    AFE_Init();
    9e8a:	4b2f      	ldr	r3, [pc, #188]	; (9f48 <main+0x120>)
    9e8c:	4798      	blx	r3
	delay_ms(300);
    9e8e:	2096      	movs	r0, #150	; 0x96
    9e90:	0040      	lsls	r0, r0, #1
    9e92:	47b0      	blx	r6
	
    sleep_delay_cycle = 0;
    9e94:	2200      	movs	r2, #0
    9e96:	4b2d      	ldr	r3, [pc, #180]	; (9f4c <main+0x124>)
    9e98:	701a      	strb	r2, [r3, #0]
    sys_states.val.sys_sw_lowpower_flag = 0 ;          //低功耗模式 1关闭所有功能zzy20161101
    9e9a:	4a2d      	ldr	r2, [pc, #180]	; (9f50 <main+0x128>)
    9e9c:	7853      	ldrb	r3, [r2, #1]
    9e9e:	2110      	movs	r1, #16
    9ea0:	438b      	bics	r3, r1
    9ea2:	7053      	strb	r3, [r2, #1]
    9ea4:	2380      	movs	r3, #128	; 0x80
    9ea6:	051b      	lsls	r3, r3, #20
    9ea8:	6163      	str	r3, [r4, #20]
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    9eaa:	2380      	movs	r3, #128	; 0x80
    9eac:	055b      	lsls	r3, r3, #21
    9eae:	61a3      	str	r3, [r4, #24]
	nADC_TMONI_BAT_MIN = (int8_t)24;
	g_sys_cap.val.re_cap_rate = (uint8_t)50;
	TC_250ms_flag = 0;
	#endif

	address_assign_flag = 1;
    9eb0:	4b28      	ldr	r3, [pc, #160]	; (9f54 <main+0x12c>)
    9eb2:	701d      	strb	r5, [r3, #0]
	Address_Init(); //初始化设备地址
    9eb4:	4b28      	ldr	r3, [pc, #160]	; (9f58 <main+0x130>)
    9eb6:	4798      	blx	r3
	BatteryState.val.ActionState = 1; // 电池状态设定为停止
    9eb8:	4928      	ldr	r1, [pc, #160]	; (9f5c <main+0x134>)
    9eba:	780b      	ldrb	r3, [r1, #0]
    9ebc:	2203      	movs	r2, #3
    9ebe:	4393      	bics	r3, r2
    9ec0:	001a      	movs	r2, r3
    9ec2:	2301      	movs	r3, #1
    9ec4:	4313      	orrs	r3, r2
    9ec6:	700b      	strb	r3, [r1, #0]
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9ec8:	4e25      	ldr	r6, [pc, #148]	; (9f60 <main+0x138>)
		afeerr_cnt++;
    9eca:	4c26      	ldr	r4, [pc, #152]	; (9f64 <main+0x13c>)
		if (AFE_disconnect)
    9ecc:	4d26      	ldr	r5, [pc, #152]	; (9f68 <main+0x140>)
	//printf("address is %d. \r\n",ID_address);
	
	/* Insert application code here, after the board has been initialized. */
	while (1)
	{
		can_process();
    9ece:	47b0      	blx	r6
		afeerr_cnt++;
    9ed0:	6823      	ldr	r3, [r4, #0]
    9ed2:	3301      	adds	r3, #1
    9ed4:	6023      	str	r3, [r4, #0]
		if (AFE_disconnect)
    9ed6:	782a      	ldrb	r2, [r5, #0]
    9ed8:	2a00      	cmp	r2, #0
    9eda:	d00a      	beq.n	9ef2 <main+0xca>
		{
			AbnormalState.val.IC_communication_err = 1;
    9edc:	4923      	ldr	r1, [pc, #140]	; (9f6c <main+0x144>)
    9ede:	7888      	ldrb	r0, [r1, #2]
    9ee0:	2208      	movs	r2, #8
    9ee2:	4302      	orrs	r2, r0
    9ee4:	708a      	strb	r2, [r1, #2]
			if( (afeerr_cnt&0xff) == 0)
    9ee6:	22ff      	movs	r2, #255	; 0xff
    9ee8:	421a      	tst	r2, r3
    9eea:	d1f0      	bne.n	9ece <main+0xa6>
			{
				AFE_Init();
    9eec:	4b16      	ldr	r3, [pc, #88]	; (9f48 <main+0x120>)
    9eee:	4798      	blx	r3
    9ef0:	e7ed      	b.n	9ece <main+0xa6>
			}
		}
		else
		{
			AbnormalState.val.IC_communication_err = 0;
    9ef2:	4a1e      	ldr	r2, [pc, #120]	; (9f6c <main+0x144>)
    9ef4:	7893      	ldrb	r3, [r2, #2]
    9ef6:	2108      	movs	r1, #8
    9ef8:	438b      	bics	r3, r1
    9efa:	7093      	strb	r3, [r2, #2]
			AFE_Reg_Read();
    9efc:	4b1c      	ldr	r3, [pc, #112]	; (9f70 <main+0x148>)
    9efe:	4798      	blx	r3
    9f00:	e7e5      	b.n	9ece <main+0xa6>
    9f02:	46c0      	nop			; (mov r8, r8)
    9f04:	00003000 	.word	0x00003000
    9f08:	00009d5d 	.word	0x00009d5d
    9f0c:	00007dd9 	.word	0x00007dd9
    9f10:	000096ed 	.word	0x000096ed
    9f14:	00007909 	.word	0x00007909
    9f18:	000057e9 	.word	0x000057e9
    9f1c:	000041e5 	.word	0x000041e5
    9f20:	00005ad9 	.word	0x00005ad9
    9f24:	00004d05 	.word	0x00004d05
    9f28:	00004dc1 	.word	0x00004dc1
    9f2c:	00004e6d 	.word	0x00004e6d
    9f30:	00005e81 	.word	0x00005e81
    9f34:	00007e45 	.word	0x00007e45
    9f38:	20000008 	.word	0x20000008
    9f3c:	00005a81 	.word	0x00005a81
    9f40:	20000f80 	.word	0x20000f80
    9f44:	20000f48 	.word	0x20000f48
    9f48:	000047cd 	.word	0x000047cd
    9f4c:	20000fa8 	.word	0x20000fa8
    9f50:	20001140 	.word	0x20001140
    9f54:	20001145 	.word	0x20001145
    9f58:	00005715 	.word	0x00005715
    9f5c:	20001144 	.word	0x20001144
    9f60:	000054dd 	.word	0x000054dd
    9f64:	20000d24 	.word	0x20000d24
    9f68:	20000ff4 	.word	0x20000ff4
    9f6c:	20000f8c 	.word	0x20000f8c
    9f70:	00004ad5 	.word	0x00004ad5

00009f74 <__aeabi_uidiv>:
    9f74:	2200      	movs	r2, #0
    9f76:	0843      	lsrs	r3, r0, #1
    9f78:	428b      	cmp	r3, r1
    9f7a:	d374      	bcc.n	a066 <__aeabi_uidiv+0xf2>
    9f7c:	0903      	lsrs	r3, r0, #4
    9f7e:	428b      	cmp	r3, r1
    9f80:	d35f      	bcc.n	a042 <__aeabi_uidiv+0xce>
    9f82:	0a03      	lsrs	r3, r0, #8
    9f84:	428b      	cmp	r3, r1
    9f86:	d344      	bcc.n	a012 <__aeabi_uidiv+0x9e>
    9f88:	0b03      	lsrs	r3, r0, #12
    9f8a:	428b      	cmp	r3, r1
    9f8c:	d328      	bcc.n	9fe0 <__aeabi_uidiv+0x6c>
    9f8e:	0c03      	lsrs	r3, r0, #16
    9f90:	428b      	cmp	r3, r1
    9f92:	d30d      	bcc.n	9fb0 <__aeabi_uidiv+0x3c>
    9f94:	22ff      	movs	r2, #255	; 0xff
    9f96:	0209      	lsls	r1, r1, #8
    9f98:	ba12      	rev	r2, r2
    9f9a:	0c03      	lsrs	r3, r0, #16
    9f9c:	428b      	cmp	r3, r1
    9f9e:	d302      	bcc.n	9fa6 <__aeabi_uidiv+0x32>
    9fa0:	1212      	asrs	r2, r2, #8
    9fa2:	0209      	lsls	r1, r1, #8
    9fa4:	d065      	beq.n	a072 <__aeabi_uidiv+0xfe>
    9fa6:	0b03      	lsrs	r3, r0, #12
    9fa8:	428b      	cmp	r3, r1
    9faa:	d319      	bcc.n	9fe0 <__aeabi_uidiv+0x6c>
    9fac:	e000      	b.n	9fb0 <__aeabi_uidiv+0x3c>
    9fae:	0a09      	lsrs	r1, r1, #8
    9fb0:	0bc3      	lsrs	r3, r0, #15
    9fb2:	428b      	cmp	r3, r1
    9fb4:	d301      	bcc.n	9fba <__aeabi_uidiv+0x46>
    9fb6:	03cb      	lsls	r3, r1, #15
    9fb8:	1ac0      	subs	r0, r0, r3
    9fba:	4152      	adcs	r2, r2
    9fbc:	0b83      	lsrs	r3, r0, #14
    9fbe:	428b      	cmp	r3, r1
    9fc0:	d301      	bcc.n	9fc6 <__aeabi_uidiv+0x52>
    9fc2:	038b      	lsls	r3, r1, #14
    9fc4:	1ac0      	subs	r0, r0, r3
    9fc6:	4152      	adcs	r2, r2
    9fc8:	0b43      	lsrs	r3, r0, #13
    9fca:	428b      	cmp	r3, r1
    9fcc:	d301      	bcc.n	9fd2 <__aeabi_uidiv+0x5e>
    9fce:	034b      	lsls	r3, r1, #13
    9fd0:	1ac0      	subs	r0, r0, r3
    9fd2:	4152      	adcs	r2, r2
    9fd4:	0b03      	lsrs	r3, r0, #12
    9fd6:	428b      	cmp	r3, r1
    9fd8:	d301      	bcc.n	9fde <__aeabi_uidiv+0x6a>
    9fda:	030b      	lsls	r3, r1, #12
    9fdc:	1ac0      	subs	r0, r0, r3
    9fde:	4152      	adcs	r2, r2
    9fe0:	0ac3      	lsrs	r3, r0, #11
    9fe2:	428b      	cmp	r3, r1
    9fe4:	d301      	bcc.n	9fea <__aeabi_uidiv+0x76>
    9fe6:	02cb      	lsls	r3, r1, #11
    9fe8:	1ac0      	subs	r0, r0, r3
    9fea:	4152      	adcs	r2, r2
    9fec:	0a83      	lsrs	r3, r0, #10
    9fee:	428b      	cmp	r3, r1
    9ff0:	d301      	bcc.n	9ff6 <__aeabi_uidiv+0x82>
    9ff2:	028b      	lsls	r3, r1, #10
    9ff4:	1ac0      	subs	r0, r0, r3
    9ff6:	4152      	adcs	r2, r2
    9ff8:	0a43      	lsrs	r3, r0, #9
    9ffa:	428b      	cmp	r3, r1
    9ffc:	d301      	bcc.n	a002 <__aeabi_uidiv+0x8e>
    9ffe:	024b      	lsls	r3, r1, #9
    a000:	1ac0      	subs	r0, r0, r3
    a002:	4152      	adcs	r2, r2
    a004:	0a03      	lsrs	r3, r0, #8
    a006:	428b      	cmp	r3, r1
    a008:	d301      	bcc.n	a00e <__aeabi_uidiv+0x9a>
    a00a:	020b      	lsls	r3, r1, #8
    a00c:	1ac0      	subs	r0, r0, r3
    a00e:	4152      	adcs	r2, r2
    a010:	d2cd      	bcs.n	9fae <__aeabi_uidiv+0x3a>
    a012:	09c3      	lsrs	r3, r0, #7
    a014:	428b      	cmp	r3, r1
    a016:	d301      	bcc.n	a01c <__aeabi_uidiv+0xa8>
    a018:	01cb      	lsls	r3, r1, #7
    a01a:	1ac0      	subs	r0, r0, r3
    a01c:	4152      	adcs	r2, r2
    a01e:	0983      	lsrs	r3, r0, #6
    a020:	428b      	cmp	r3, r1
    a022:	d301      	bcc.n	a028 <__aeabi_uidiv+0xb4>
    a024:	018b      	lsls	r3, r1, #6
    a026:	1ac0      	subs	r0, r0, r3
    a028:	4152      	adcs	r2, r2
    a02a:	0943      	lsrs	r3, r0, #5
    a02c:	428b      	cmp	r3, r1
    a02e:	d301      	bcc.n	a034 <__aeabi_uidiv+0xc0>
    a030:	014b      	lsls	r3, r1, #5
    a032:	1ac0      	subs	r0, r0, r3
    a034:	4152      	adcs	r2, r2
    a036:	0903      	lsrs	r3, r0, #4
    a038:	428b      	cmp	r3, r1
    a03a:	d301      	bcc.n	a040 <__aeabi_uidiv+0xcc>
    a03c:	010b      	lsls	r3, r1, #4
    a03e:	1ac0      	subs	r0, r0, r3
    a040:	4152      	adcs	r2, r2
    a042:	08c3      	lsrs	r3, r0, #3
    a044:	428b      	cmp	r3, r1
    a046:	d301      	bcc.n	a04c <__aeabi_uidiv+0xd8>
    a048:	00cb      	lsls	r3, r1, #3
    a04a:	1ac0      	subs	r0, r0, r3
    a04c:	4152      	adcs	r2, r2
    a04e:	0883      	lsrs	r3, r0, #2
    a050:	428b      	cmp	r3, r1
    a052:	d301      	bcc.n	a058 <__aeabi_uidiv+0xe4>
    a054:	008b      	lsls	r3, r1, #2
    a056:	1ac0      	subs	r0, r0, r3
    a058:	4152      	adcs	r2, r2
    a05a:	0843      	lsrs	r3, r0, #1
    a05c:	428b      	cmp	r3, r1
    a05e:	d301      	bcc.n	a064 <__aeabi_uidiv+0xf0>
    a060:	004b      	lsls	r3, r1, #1
    a062:	1ac0      	subs	r0, r0, r3
    a064:	4152      	adcs	r2, r2
    a066:	1a41      	subs	r1, r0, r1
    a068:	d200      	bcs.n	a06c <__aeabi_uidiv+0xf8>
    a06a:	4601      	mov	r1, r0
    a06c:	4152      	adcs	r2, r2
    a06e:	4610      	mov	r0, r2
    a070:	4770      	bx	lr
    a072:	e7ff      	b.n	a074 <__aeabi_uidiv+0x100>
    a074:	b501      	push	{r0, lr}
    a076:	2000      	movs	r0, #0
    a078:	f000 f8f0 	bl	a25c <__aeabi_idiv0>
    a07c:	bd02      	pop	{r1, pc}
    a07e:	46c0      	nop			; (mov r8, r8)

0000a080 <__aeabi_uidivmod>:
    a080:	2900      	cmp	r1, #0
    a082:	d0f7      	beq.n	a074 <__aeabi_uidiv+0x100>
    a084:	e776      	b.n	9f74 <__aeabi_uidiv>
    a086:	4770      	bx	lr

0000a088 <__aeabi_idiv>:
    a088:	4603      	mov	r3, r0
    a08a:	430b      	orrs	r3, r1
    a08c:	d47f      	bmi.n	a18e <__aeabi_idiv+0x106>
    a08e:	2200      	movs	r2, #0
    a090:	0843      	lsrs	r3, r0, #1
    a092:	428b      	cmp	r3, r1
    a094:	d374      	bcc.n	a180 <__aeabi_idiv+0xf8>
    a096:	0903      	lsrs	r3, r0, #4
    a098:	428b      	cmp	r3, r1
    a09a:	d35f      	bcc.n	a15c <__aeabi_idiv+0xd4>
    a09c:	0a03      	lsrs	r3, r0, #8
    a09e:	428b      	cmp	r3, r1
    a0a0:	d344      	bcc.n	a12c <__aeabi_idiv+0xa4>
    a0a2:	0b03      	lsrs	r3, r0, #12
    a0a4:	428b      	cmp	r3, r1
    a0a6:	d328      	bcc.n	a0fa <__aeabi_idiv+0x72>
    a0a8:	0c03      	lsrs	r3, r0, #16
    a0aa:	428b      	cmp	r3, r1
    a0ac:	d30d      	bcc.n	a0ca <__aeabi_idiv+0x42>
    a0ae:	22ff      	movs	r2, #255	; 0xff
    a0b0:	0209      	lsls	r1, r1, #8
    a0b2:	ba12      	rev	r2, r2
    a0b4:	0c03      	lsrs	r3, r0, #16
    a0b6:	428b      	cmp	r3, r1
    a0b8:	d302      	bcc.n	a0c0 <__aeabi_idiv+0x38>
    a0ba:	1212      	asrs	r2, r2, #8
    a0bc:	0209      	lsls	r1, r1, #8
    a0be:	d065      	beq.n	a18c <__aeabi_idiv+0x104>
    a0c0:	0b03      	lsrs	r3, r0, #12
    a0c2:	428b      	cmp	r3, r1
    a0c4:	d319      	bcc.n	a0fa <__aeabi_idiv+0x72>
    a0c6:	e000      	b.n	a0ca <__aeabi_idiv+0x42>
    a0c8:	0a09      	lsrs	r1, r1, #8
    a0ca:	0bc3      	lsrs	r3, r0, #15
    a0cc:	428b      	cmp	r3, r1
    a0ce:	d301      	bcc.n	a0d4 <__aeabi_idiv+0x4c>
    a0d0:	03cb      	lsls	r3, r1, #15
    a0d2:	1ac0      	subs	r0, r0, r3
    a0d4:	4152      	adcs	r2, r2
    a0d6:	0b83      	lsrs	r3, r0, #14
    a0d8:	428b      	cmp	r3, r1
    a0da:	d301      	bcc.n	a0e0 <__aeabi_idiv+0x58>
    a0dc:	038b      	lsls	r3, r1, #14
    a0de:	1ac0      	subs	r0, r0, r3
    a0e0:	4152      	adcs	r2, r2
    a0e2:	0b43      	lsrs	r3, r0, #13
    a0e4:	428b      	cmp	r3, r1
    a0e6:	d301      	bcc.n	a0ec <__aeabi_idiv+0x64>
    a0e8:	034b      	lsls	r3, r1, #13
    a0ea:	1ac0      	subs	r0, r0, r3
    a0ec:	4152      	adcs	r2, r2
    a0ee:	0b03      	lsrs	r3, r0, #12
    a0f0:	428b      	cmp	r3, r1
    a0f2:	d301      	bcc.n	a0f8 <__aeabi_idiv+0x70>
    a0f4:	030b      	lsls	r3, r1, #12
    a0f6:	1ac0      	subs	r0, r0, r3
    a0f8:	4152      	adcs	r2, r2
    a0fa:	0ac3      	lsrs	r3, r0, #11
    a0fc:	428b      	cmp	r3, r1
    a0fe:	d301      	bcc.n	a104 <__aeabi_idiv+0x7c>
    a100:	02cb      	lsls	r3, r1, #11
    a102:	1ac0      	subs	r0, r0, r3
    a104:	4152      	adcs	r2, r2
    a106:	0a83      	lsrs	r3, r0, #10
    a108:	428b      	cmp	r3, r1
    a10a:	d301      	bcc.n	a110 <__aeabi_idiv+0x88>
    a10c:	028b      	lsls	r3, r1, #10
    a10e:	1ac0      	subs	r0, r0, r3
    a110:	4152      	adcs	r2, r2
    a112:	0a43      	lsrs	r3, r0, #9
    a114:	428b      	cmp	r3, r1
    a116:	d301      	bcc.n	a11c <__aeabi_idiv+0x94>
    a118:	024b      	lsls	r3, r1, #9
    a11a:	1ac0      	subs	r0, r0, r3
    a11c:	4152      	adcs	r2, r2
    a11e:	0a03      	lsrs	r3, r0, #8
    a120:	428b      	cmp	r3, r1
    a122:	d301      	bcc.n	a128 <__aeabi_idiv+0xa0>
    a124:	020b      	lsls	r3, r1, #8
    a126:	1ac0      	subs	r0, r0, r3
    a128:	4152      	adcs	r2, r2
    a12a:	d2cd      	bcs.n	a0c8 <__aeabi_idiv+0x40>
    a12c:	09c3      	lsrs	r3, r0, #7
    a12e:	428b      	cmp	r3, r1
    a130:	d301      	bcc.n	a136 <__aeabi_idiv+0xae>
    a132:	01cb      	lsls	r3, r1, #7
    a134:	1ac0      	subs	r0, r0, r3
    a136:	4152      	adcs	r2, r2
    a138:	0983      	lsrs	r3, r0, #6
    a13a:	428b      	cmp	r3, r1
    a13c:	d301      	bcc.n	a142 <__aeabi_idiv+0xba>
    a13e:	018b      	lsls	r3, r1, #6
    a140:	1ac0      	subs	r0, r0, r3
    a142:	4152      	adcs	r2, r2
    a144:	0943      	lsrs	r3, r0, #5
    a146:	428b      	cmp	r3, r1
    a148:	d301      	bcc.n	a14e <__aeabi_idiv+0xc6>
    a14a:	014b      	lsls	r3, r1, #5
    a14c:	1ac0      	subs	r0, r0, r3
    a14e:	4152      	adcs	r2, r2
    a150:	0903      	lsrs	r3, r0, #4
    a152:	428b      	cmp	r3, r1
    a154:	d301      	bcc.n	a15a <__aeabi_idiv+0xd2>
    a156:	010b      	lsls	r3, r1, #4
    a158:	1ac0      	subs	r0, r0, r3
    a15a:	4152      	adcs	r2, r2
    a15c:	08c3      	lsrs	r3, r0, #3
    a15e:	428b      	cmp	r3, r1
    a160:	d301      	bcc.n	a166 <__aeabi_idiv+0xde>
    a162:	00cb      	lsls	r3, r1, #3
    a164:	1ac0      	subs	r0, r0, r3
    a166:	4152      	adcs	r2, r2
    a168:	0883      	lsrs	r3, r0, #2
    a16a:	428b      	cmp	r3, r1
    a16c:	d301      	bcc.n	a172 <__aeabi_idiv+0xea>
    a16e:	008b      	lsls	r3, r1, #2
    a170:	1ac0      	subs	r0, r0, r3
    a172:	4152      	adcs	r2, r2
    a174:	0843      	lsrs	r3, r0, #1
    a176:	428b      	cmp	r3, r1
    a178:	d301      	bcc.n	a17e <__aeabi_idiv+0xf6>
    a17a:	004b      	lsls	r3, r1, #1
    a17c:	1ac0      	subs	r0, r0, r3
    a17e:	4152      	adcs	r2, r2
    a180:	1a41      	subs	r1, r0, r1
    a182:	d200      	bcs.n	a186 <__aeabi_idiv+0xfe>
    a184:	4601      	mov	r1, r0
    a186:	4152      	adcs	r2, r2
    a188:	4610      	mov	r0, r2
    a18a:	4770      	bx	lr
    a18c:	e05d      	b.n	a24a <__aeabi_idiv+0x1c2>
    a18e:	0fca      	lsrs	r2, r1, #31
    a190:	d000      	beq.n	a194 <__aeabi_idiv+0x10c>
    a192:	4249      	negs	r1, r1
    a194:	1003      	asrs	r3, r0, #32
    a196:	d300      	bcc.n	a19a <__aeabi_idiv+0x112>
    a198:	4240      	negs	r0, r0
    a19a:	4053      	eors	r3, r2
    a19c:	2200      	movs	r2, #0
    a19e:	469c      	mov	ip, r3
    a1a0:	0903      	lsrs	r3, r0, #4
    a1a2:	428b      	cmp	r3, r1
    a1a4:	d32d      	bcc.n	a202 <__aeabi_idiv+0x17a>
    a1a6:	0a03      	lsrs	r3, r0, #8
    a1a8:	428b      	cmp	r3, r1
    a1aa:	d312      	bcc.n	a1d2 <__aeabi_idiv+0x14a>
    a1ac:	22fc      	movs	r2, #252	; 0xfc
    a1ae:	0189      	lsls	r1, r1, #6
    a1b0:	ba12      	rev	r2, r2
    a1b2:	0a03      	lsrs	r3, r0, #8
    a1b4:	428b      	cmp	r3, r1
    a1b6:	d30c      	bcc.n	a1d2 <__aeabi_idiv+0x14a>
    a1b8:	0189      	lsls	r1, r1, #6
    a1ba:	1192      	asrs	r2, r2, #6
    a1bc:	428b      	cmp	r3, r1
    a1be:	d308      	bcc.n	a1d2 <__aeabi_idiv+0x14a>
    a1c0:	0189      	lsls	r1, r1, #6
    a1c2:	1192      	asrs	r2, r2, #6
    a1c4:	428b      	cmp	r3, r1
    a1c6:	d304      	bcc.n	a1d2 <__aeabi_idiv+0x14a>
    a1c8:	0189      	lsls	r1, r1, #6
    a1ca:	d03a      	beq.n	a242 <__aeabi_idiv+0x1ba>
    a1cc:	1192      	asrs	r2, r2, #6
    a1ce:	e000      	b.n	a1d2 <__aeabi_idiv+0x14a>
    a1d0:	0989      	lsrs	r1, r1, #6
    a1d2:	09c3      	lsrs	r3, r0, #7
    a1d4:	428b      	cmp	r3, r1
    a1d6:	d301      	bcc.n	a1dc <__aeabi_idiv+0x154>
    a1d8:	01cb      	lsls	r3, r1, #7
    a1da:	1ac0      	subs	r0, r0, r3
    a1dc:	4152      	adcs	r2, r2
    a1de:	0983      	lsrs	r3, r0, #6
    a1e0:	428b      	cmp	r3, r1
    a1e2:	d301      	bcc.n	a1e8 <__aeabi_idiv+0x160>
    a1e4:	018b      	lsls	r3, r1, #6
    a1e6:	1ac0      	subs	r0, r0, r3
    a1e8:	4152      	adcs	r2, r2
    a1ea:	0943      	lsrs	r3, r0, #5
    a1ec:	428b      	cmp	r3, r1
    a1ee:	d301      	bcc.n	a1f4 <__aeabi_idiv+0x16c>
    a1f0:	014b      	lsls	r3, r1, #5
    a1f2:	1ac0      	subs	r0, r0, r3
    a1f4:	4152      	adcs	r2, r2
    a1f6:	0903      	lsrs	r3, r0, #4
    a1f8:	428b      	cmp	r3, r1
    a1fa:	d301      	bcc.n	a200 <__aeabi_idiv+0x178>
    a1fc:	010b      	lsls	r3, r1, #4
    a1fe:	1ac0      	subs	r0, r0, r3
    a200:	4152      	adcs	r2, r2
    a202:	08c3      	lsrs	r3, r0, #3
    a204:	428b      	cmp	r3, r1
    a206:	d301      	bcc.n	a20c <__aeabi_idiv+0x184>
    a208:	00cb      	lsls	r3, r1, #3
    a20a:	1ac0      	subs	r0, r0, r3
    a20c:	4152      	adcs	r2, r2
    a20e:	0883      	lsrs	r3, r0, #2
    a210:	428b      	cmp	r3, r1
    a212:	d301      	bcc.n	a218 <__aeabi_idiv+0x190>
    a214:	008b      	lsls	r3, r1, #2
    a216:	1ac0      	subs	r0, r0, r3
    a218:	4152      	adcs	r2, r2
    a21a:	d2d9      	bcs.n	a1d0 <__aeabi_idiv+0x148>
    a21c:	0843      	lsrs	r3, r0, #1
    a21e:	428b      	cmp	r3, r1
    a220:	d301      	bcc.n	a226 <__aeabi_idiv+0x19e>
    a222:	004b      	lsls	r3, r1, #1
    a224:	1ac0      	subs	r0, r0, r3
    a226:	4152      	adcs	r2, r2
    a228:	1a41      	subs	r1, r0, r1
    a22a:	d200      	bcs.n	a22e <__aeabi_idiv+0x1a6>
    a22c:	4601      	mov	r1, r0
    a22e:	4663      	mov	r3, ip
    a230:	4152      	adcs	r2, r2
    a232:	105b      	asrs	r3, r3, #1
    a234:	4610      	mov	r0, r2
    a236:	d301      	bcc.n	a23c <__aeabi_idiv+0x1b4>
    a238:	4240      	negs	r0, r0
    a23a:	2b00      	cmp	r3, #0
    a23c:	d500      	bpl.n	a240 <__aeabi_idiv+0x1b8>
    a23e:	4249      	negs	r1, r1
    a240:	4770      	bx	lr
    a242:	4663      	mov	r3, ip
    a244:	105b      	asrs	r3, r3, #1
    a246:	d300      	bcc.n	a24a <__aeabi_idiv+0x1c2>
    a248:	4240      	negs	r0, r0
    a24a:	b501      	push	{r0, lr}
    a24c:	2000      	movs	r0, #0
    a24e:	f000 f805 	bl	a25c <__aeabi_idiv0>
    a252:	bd02      	pop	{r1, pc}

0000a254 <__aeabi_idivmod>:
    a254:	2900      	cmp	r1, #0
    a256:	d0f8      	beq.n	a24a <__aeabi_idiv+0x1c2>
    a258:	e716      	b.n	a088 <__aeabi_idiv>
    a25a:	4770      	bx	lr

0000a25c <__aeabi_idiv0>:
    a25c:	4770      	bx	lr
    a25e:	46c0      	nop			; (mov r8, r8)

0000a260 <__libc_init_array>:
    a260:	4b0e      	ldr	r3, [pc, #56]	; (a29c <__libc_init_array+0x3c>)
    a262:	b570      	push	{r4, r5, r6, lr}
    a264:	2500      	movs	r5, #0
    a266:	001e      	movs	r6, r3
    a268:	4c0d      	ldr	r4, [pc, #52]	; (a2a0 <__libc_init_array+0x40>)
    a26a:	1ae4      	subs	r4, r4, r3
    a26c:	10a4      	asrs	r4, r4, #2
    a26e:	42a5      	cmp	r5, r4
    a270:	d004      	beq.n	a27c <__libc_init_array+0x1c>
    a272:	00ab      	lsls	r3, r5, #2
    a274:	58f3      	ldr	r3, [r6, r3]
    a276:	4798      	blx	r3
    a278:	3501      	adds	r5, #1
    a27a:	e7f8      	b.n	a26e <__libc_init_array+0xe>
    a27c:	f000 fb50 	bl	a920 <_init>
    a280:	4b08      	ldr	r3, [pc, #32]	; (a2a4 <__libc_init_array+0x44>)
    a282:	2500      	movs	r5, #0
    a284:	001e      	movs	r6, r3
    a286:	4c08      	ldr	r4, [pc, #32]	; (a2a8 <__libc_init_array+0x48>)
    a288:	1ae4      	subs	r4, r4, r3
    a28a:	10a4      	asrs	r4, r4, #2
    a28c:	42a5      	cmp	r5, r4
    a28e:	d004      	beq.n	a29a <__libc_init_array+0x3a>
    a290:	00ab      	lsls	r3, r5, #2
    a292:	58f3      	ldr	r3, [r6, r3]
    a294:	4798      	blx	r3
    a296:	3501      	adds	r5, #1
    a298:	e7f8      	b.n	a28c <__libc_init_array+0x2c>
    a29a:	bd70      	pop	{r4, r5, r6, pc}
    a29c:	0000a92c 	.word	0x0000a92c
    a2a0:	0000a92c 	.word	0x0000a92c
    a2a4:	0000a92c 	.word	0x0000a92c
    a2a8:	0000a930 	.word	0x0000a930

0000a2ac <memcpy>:
    a2ac:	2300      	movs	r3, #0
    a2ae:	b510      	push	{r4, lr}
    a2b0:	429a      	cmp	r2, r3
    a2b2:	d003      	beq.n	a2bc <memcpy+0x10>
    a2b4:	5ccc      	ldrb	r4, [r1, r3]
    a2b6:	54c4      	strb	r4, [r0, r3]
    a2b8:	3301      	adds	r3, #1
    a2ba:	e7f9      	b.n	a2b0 <memcpy+0x4>
    a2bc:	bd10      	pop	{r4, pc}

0000a2be <memset>:
    a2be:	0003      	movs	r3, r0
    a2c0:	1882      	adds	r2, r0, r2
    a2c2:	4293      	cmp	r3, r2
    a2c4:	d002      	beq.n	a2cc <memset+0xe>
    a2c6:	7019      	strb	r1, [r3, #0]
    a2c8:	3301      	adds	r3, #1
    a2ca:	e7fa      	b.n	a2c2 <memset+0x4>
    a2cc:	4770      	bx	lr
	...

0000a2d0 <TEMP_AD_TABLE>:
    a2d0:	3b99 3b5b 3b1a 3ad7 3a90 3a47 39fc 39ad     .;[;.;.:.:G:.9.9
    a2e0:	395b 3907 38b0 3855 37f8 3797 3734 36ce     [9.9.8U8.7.747.6
    a2f0:	3664 35f8 3588 3516 34a1 3429 33ae 3330     d6.5.5.5.4)4.303
    a300:	32af 322c 31a6 311e 3093 3006 2f76 2ee5     .2,2.1.1.0.0v/..
    a310:	2e51 2dbc 2d24 2c8b 2bf0 2b54 2ab7 2a18     Q..-$-.,.+T+.*.*
    a320:	2979 28d8 2837 2795 26f2 2650 25ad 250a     y).(7(.'.&P&.%.%
    a330:	2467 23c4 2322 2280 21df 213e 209e 2000     g$.#"#.".!>!. . 
    a340:	1f62 1ec5 1e2a 1d90 1cf8 1c61 1bcb 1b38     b...*.....a...8.
    a350:	1aa6 1a16 1988 18fb 1871 17e9 1763 16df     ........q...c...
    a360:	165d 15dd 1560 14e4 146b 13f4 137f 130d     ]...`...k.......
    a370:	129d 122f 11c3 1159 10f2 108c 1029 0fc8     ../...Y.....)...
    a380:	0f69 0f0d 0eb2 0e59 0e02 0dae 0d5b 0d0a     i.....Y.....[...
    a390:	0cbb 0c6e 0c23 0bda 0b92 0b4c 0b08 0ac5     ..n.#.....L.....
    a3a0:	0a84 0a45 0a07 09cb 0990 0957 091f 08e9     ..E.......W.....
    a3b0:	08b3 0880 084d 081c 07ec 07bd 0790 0763     ....M.........c.
    a3c0:	0738 070e 06e5 06bd 0696 0670 064b 0626     8.........p.K.&.
    a3d0:	0603 05e1 05bf 059d 057b 0559 0537 0515     ........{.Y.7...
    a3e0:	04f3 04d1 04af 048d 046b 0449               ........k.I.

0000a3ec <TEMP_TABLE>:
    a3ec:	e3e2 e5e4 e7e6 e9e8 ebea edec efee f1f0     ................
    a3fc:	f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe 0100     ................
    a40c:	0302 0504 0706 0908 0b0a 0d0c 0f0e 1110     ................
    a41c:	1312 1514 1716 1918 1b1a 1d1c 1f1e 2120     .............. !
    a42c:	2322 2524 2726 2928 2b2a 2d2c 2f2e 3130     "#$%&'()*+,-./01
    a43c:	3332 3534 3736 3938 3b3a 3d3c 3f3e 4140     23456789:;<=>?@A
    a44c:	4342 4544 4746 4948 4b4a 4d4c 4f4e 5150     BCDEFGHIJKLMNOPQ
    a45c:	5352 5554 5756 5958 5b5a 5d5c 5f5e 6160     RSTUVWXYZ[\]^_`a
    a46c:	6362 6564 6766 6968 6b6a 6d6c 6f6e 0000     bcdefghijklmno..

0000a47c <Cell_volt>:
    a47c:	0ceb 0cfc 0d0e 0d1f 0d30 0d42 0d53 0d64     ........0.B.S.d.
    a48c:	0d75 0d87 0d98 0da1 0daa 0db2 0dbb 0dc4     u...............
    a49c:	0dcd 0dd6 0dde 0de7 0df0 0df5 0dfb 0e00     ................
    a4ac:	0e05 0e0b 0e10 0e15 0e1a 0e20 0e25 0e28     .......... .%.(.
    a4bc:	0e2b 0e2e 0e31 0e34 0e37 0e3a 0e3d 0e40     +...1.4.7.:.=.@.
    a4cc:	0e43 0e47 0e4a 0e4e 0e51 0e55 0e58 0e5c     C.G.J.N.Q.U.X.\.
    a4dc:	0e5f 0e63 0e66 0e6e 0e76 0e7e 0e86 0e8f     _.c.f.n.v.~.....
    a4ec:	0e97 0e9f 0ea7 0eaf 0eb7 0ec0 0ec8 0ed1     ................
    a4fc:	0ed9 0ee2 0eea 0ef3 0efb 0f04 0f0c 0f16     ................
    a50c:	0f1f 0f29 0f32 0f3c 0f45 0f4f 0f58 0f62     ..).2.<.E.O.X.b.
    a51c:	0f6b 0f76 0f80 0f8b 0f96 0fa1 0fab 0fb6     k.v.............
    a52c:	0fc1 0fcb 0fd6 0fe2 0fee 0ffa 1006 1013     ................
    a53c:	101f 102b 1037 1043 104f 0000               ..+.7.C.O...

0000a548 <ucCRC_tCalc>:
    a548:	d500 aa7f 2bfe 5481 fc29 8356 02d7 7da8     .....+.T).V....}
    a558:	8752 f82d 79ac 06d3 ae7b d104 5085 2ffa     R.-..y..{....P./
    a568:	71a4 0edb 8f5a f025 588d 27f2 a673 d90c     .q..Z.%..X.'s...
    a578:	23f6 5c89 dd08 a277 0adf 75a0 f421 8b5e     .#.\..w....u!.^.
    a588:	489d 37e2 b663 c91c 61b4 1ecb 9f4a e035     .H.7c....a..J.5.
    a598:	1acf 65b0 e431 9b4e 33e6 4c99 cd18 b267     ...e1.N..3.L..g.
    a5a8:	ec39 9346 12c7 6db8 c510 ba6f 3bee 4491     9.F....m..o..;.D
    a5b8:	be6b c114 4095 3fea 9742 e83d 69bc 16c3     k....@.?B.=..i..
    a5c8:	3aef 4590 c411 bb6e 13c6 6cb9 ed38 9247     .:.E..n....l8.G.
    a5d8:	68bd 17c2 9643 e93c 4194 3eeb bf6a c015     .h..C.<..A.>j...
    a5e8:	9e4b e134 60b5 1fca b762 c81d 499c 36e3     K.4..`..b....I.6
    a5f8:	cc19 b366 32e7 4d98 e530 9a4f 1bce 64b1     ..f..2.M0.O....d
    a608:	a772 d80d 598c 26f3 8e5b f124 70a5 0fda     r....Y.&[.$..p..
    a618:	f520 8a5f 0bde 74a1 dc09 a376 22f7 5d88      ._....t..v..".]
    a628:	03d6 7ca9 fd28 8257 2aff 5580 d401 ab7e     ...|(.W..*.U..~.
    a638:	5184 2efb af7a d005 78ad 07d2 8653 f92c     .Q..z....x..S.,.
    a648:	8114 0000 8374 0000 8374 0000 8374 0000     ....t...t...t...
    a658:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a668:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a678:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a688:	80fc 0000 8374 0000 8374 0000 8374 0000     ....t...t...t...
    a698:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a6a8:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a6b8:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a6c8:	810c 0000 8374 0000 8374 0000 8374 0000     ....t...t...t...
    a6d8:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a6e8:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a6f8:	8374 0000 8374 0000 8374 0000 8374 0000     t...t...t...t...
    a708:	8104 0000 811c 0000 80e4 0000 80f4 0000     ................
    a718:	80ec 0000 4400 4200 4800 4200 0002 0000     .....D.B.H.B....
    a728:	0003 0000 0028 0000 0029 0000 0004 0000     ....(...).......
    a738:	0005 0000 0006 0000 0007 0000 0008 0000     ................
    a748:	0009 0000 000a 0000 000b 0000 0020 0000     ............ ...
    a758:	0021 0000 0022 0000 0023 0000 0028 0000     !..."...#...(...
    a768:	0029 0000 0024 0000 0025 0000 0026 0000     )...$...%...&...
    a778:	0027 0000 0008 0000 0009 0000               '...........

0000a784 <_adc_biasrefbuf_pos>:
    a784:	0600 0000                                   ....

0000a788 <_adc_apbcmasks>:
    a788:	0000 0002 0000 0004                         ........

0000a790 <_adc_biascomp_pos>:
    a790:	0903 0000                                   ....

0000a794 <_adc_gclk_ids>:
    a794:	2221 0000                                   !"..

0000a798 <_adc_extchannel_msb>:
    a798:	000b 0000 000b 0000                         ........

0000a7a0 <_adc_biascomp_addr>:
    a7a0:	6020 0080 6020 0080                          `.. `..

0000a7a8 <_adc_biasrefbuf_addr>:
    a7a8:	6020 0080 6020 0080 8b12 0000 8b12 0000      `.. `..........
    a7b8:	8b08 0000 8b12 0000 8b08 0000 8aee 0000     ................
    a7c8:	8aee 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a7d8:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a7e8:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a7f8:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a808:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a818:	8b08 0000 8b12 0000 8b08 0000 8b12 0000     ................
    a828:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a838:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a848:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a858:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a868:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a878:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a888:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a898:	8b12 0000 8b12 0000 8b12 0000 8b12 0000     ................
    a8a8:	8b12 0000 8b12 0000 8b08 0000 8b08 0000     ................
    a8b8:	8b1a 0000 8b1a 0000 8b1a 0000 8b1a 0000     ................
    a8c8:	0400 4200 0800 4200 0c00 4200 1000 4200     ...B...B...B...B
    a8d8:	1400 4200 1800 4200 97aa 0000 97a6 0000     ...B...B........
    a8e8:	97a6 0000 97d8 0000 97d8 0000 97c2 0000     ................
    a8f8:	97b0 0000 97c8 0000 9900 0000 98e0 0000     ................
    a908:	98e0 0000 9936 0000 98f2 0000 990e 0000     ....6...........
    a918:	98e4 0000 991c 0000                         ........

0000a920 <_init>:
    a920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a922:	46c0      	nop			; (mov r8, r8)
    a924:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a926:	bc08      	pop	{r3}
    a928:	469e      	mov	lr, r3
    a92a:	4770      	bx	lr

0000a92c <__init_array_start>:
    a92c:	000040e5 	.word	0x000040e5

0000a930 <_fini>:
    a930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a932:	46c0      	nop			; (mov r8, r8)
    a934:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a936:	bc08      	pop	{r3}
    a938:	469e      	mov	lr, r3
    a93a:	4770      	bx	lr

0000a93c <__fini_array_start>:
    a93c:	000040bd 	.word	0x000040bd
