
*** Running vivado
    with args -log design_1_v_tpg_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_v_tpg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1712.574 ; gain = 94.992 ; free physical = 4054 ; free virtual = 11512
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.ipdefs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sundance' on host 'viv-vit2022-2' (Linux_x86_64 version 5.15.0-92-generic) on Thu Feb 22 13:11:10 GMT 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.5 LTS
INFO: [HLS 200-10] In directory '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1'
Sourcing Tcl script '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu4ev-sfvc784-1-e 
INFO: [HLS 200-1611] Setting target device to 'xczu4ev-sfvc784-1-e'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 13.750 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 13.75ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 41311
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.08 seconds; current allocated memory: 753.840 MB.
INFO: [HLS 200-10] Analyzing design file '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp' ... 
WARNING: [HLS 207-5531] extra token before variable expression is ignored (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:383:33)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h:380:35)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 67.63 seconds. CPU system time: 5.48 seconds. Elapsed time: 75.59 seconds; current allocated memory: 778.836 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(ap_uint<24>, int, int, ap_uint<8>&)' into 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h:71:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:781:18)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:834:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:833:7)
INFO: [HLS 214-131] Inlining function 'void hls::AXIGetBitFields<24, ap_uint<8> >(hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, int, int, ap_uint<8>&)' into 'AXIvideo2MultiPixStream(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned char&, unsigned short&, unsigned short&, unsigned char&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:832:2)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:758:14)
INFO: [HLS 214-377] Adding 'ref.tmp46' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-377] Adding 'ref.tmp44' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:669:26)
INFO: [HLS 214-377] Adding 'ref.tmp42' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:662:23)
INFO: [HLS 214-377] Adding 'ref.tmp40' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:658:14)
INFO: [HLS 214-377] Adding 'ref.tmp38' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:652:14)
INFO: [HLS 214-377] Adding 'ref.tmp36' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:644:26)
INFO: [HLS 214-377] Adding 'ref.tmp34' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:636:26)
INFO: [HLS 214-377] Adding 'ref.tmp32' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-377] Adding 'ref.tmp30' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:620:14)
INFO: [HLS 214-377] Adding 'ref.tmp28' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:612:26)
INFO: [HLS 214-377] Adding 'ref.tmp26' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:604:14)
INFO: [HLS 214-377] Adding 'ref.tmp24' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:596:26)
INFO: [HLS 214-377] Adding 'ref.tmp22' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:588:26)
INFO: [HLS 214-377] Adding 'ref.tmp20' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:580:26)
INFO: [HLS 214-377] Adding 'ref.tmp18' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:572:26)
INFO: [HLS 214-377] Adding 'ref.tmp16' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:564:26)
INFO: [HLS 214-377] Adding 'ref.tmp14' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:556:26)
INFO: [HLS 214-377] Adding 'ref.tmp12' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:548:26)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:540:26)
INFO: [HLS 214-377] Adding 'pix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'intpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'outpix' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-377] Adding 'tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:184:9)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:781:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp46'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp44'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp42'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp40'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp38'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp36'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp34'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp32'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp30'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp28'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp26'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp24'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp22'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp20'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp18'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp16'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp14'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp12'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:725:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'intpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:724:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:723:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1942_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1916_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1885_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_689_3' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1590_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_824_1' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:824:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_826_2' is marked as complete unroll implied by the pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1942_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1942:21) in function 'tpgPatternMask' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternMask' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1939:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1916_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1916:21) in function 'tpgPatternCrossHair' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1913:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1885_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1885:21) in function 'tpgPatternBox' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1826:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_689_3' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:689:23) in function 'tpgBackground' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorSquare' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1590_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorRamp' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPRBS' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCheckerBoard' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternRainbow' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCrossHatch' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTartanColorBars' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternZonePlate' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternColorBars' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidWhite' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlack' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlue' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidGreen' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidRed' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTemporalRamp' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalRamp' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h:182:5) in function 'tpgPatternHorizontalRamp' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_824_1' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:824:23) in function 'AXIvideo2MultiPixStream' completely with a factor of 1 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_826_2' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:826:24) in function 'AXIvideo2MultiPixStream' completely with a factor of 3 (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:778:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternBox(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternCrossHair(hls::Scalar<3, ap_uint<8> >, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternMask(hls::Scalar<3, ap_uint<8> >, unsigned char, unsigned char)' into 'tpgForeground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:717:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'outpix': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp32': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp46': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp13': Complete partitioning on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1940:18)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'bckgndYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:279:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'srcYUV' with compact=bit mode in 24-bits (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:277:22)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:676:26)
INFO: [HLS 214-364] Automatically inlining function 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' to improve effectiveness of pipeline pragma in function 'tpgBackground(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, unsigned short&, unsigned short&, int&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:628:14)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=5 dim=1' for array 'tpgSinTableArray_9bit' due to pipeline pragma (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:523:9)
INFO: [HLS 214-248] Applying array_partition to 'tpgSinTableArray_9bit': Cyclic partitioning with factor 5 on dimension 1. (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h:2106:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.91 seconds. CPU system time: 1.68 seconds. Elapsed time: 11.3 seconds; current allocated memory: 778.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 778.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 788.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.5 seconds; current allocated memory: 800.953 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:289:1), detected/extracted 4 process function(s): 
	 'AXIvideo2MultiPixStream'
	 'tpgBackground'
	 'tpgForeground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:756:8) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:729:21) in function 'tpgForeground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1215:27) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1223:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1384:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1565:6) in function 'tpgBackground'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:963:12) to (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgForeground' (/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:714:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.45 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.6 seconds; current allocated memory: 840.066 MB.
WARNING: [HLS 200-1449] Process tpgBackground has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 13.34 seconds. CPU system time: 0.64 seconds. Elapsed time: 14.46 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.16 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	12	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_start'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	35	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'loop_width'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'loop_wait_for_eol'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	42	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 4194283
   c  'mul' operation ('mul_ln1259', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259_1 = mul_ln1259 + zext_ln1257_2 * 4194283
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777109
  DSP Expression: mul_ln1259 = zext_ln1257_1 * 16777109
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 16777131
   c  'add' operation ('add_ln1258', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = zext_ln1257_1 * 16777131 + sext_ln1258
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 8388565
   c  constant 32896
  DSP Expression: add_ln1258 = zext_ln1257 * 8388565 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
   b  constant 150
   c  'add' operation ('add_ln1257', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1236)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 4224
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
   b  constant 29
  DSP Expression: mul_ln1257_2 = zext_ln1257_3 * 29
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1244) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1244', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1244)
  DSP Expression: mul_ln1244 = zext_ln1244_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1240) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'add' operation ('add_ln1240', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1240)
  DSP Expression: mul_ln1240 = zext_ln1240_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1236) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 3277
   b  'load' operation ('x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
  DSP Expression: mul_ln1236 = zext_ln1236_1 * 3277
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1311) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1310) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1311 = sext_ln1310 * 221
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp_8', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp_8
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
   d  'load' operation ('x', /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:691) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln1302 + 131071) * zext_ln1302
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 56	0	19	634	41	2.2	5	2.2	5	15	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 8 to 15 with current asap = 8, alap = 15
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 14 to 15 with current asap = 14, alap = 15
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 11 with current asap = 0, alap = 11
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 10 with current asap = 0, alap = 10
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.66 seconds. CPU system time: 0.19 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.49 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	0	112	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.79 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	7	112	17	2.4	5	2.1	3	8	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_729_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_729_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 4	0	0	39	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	29	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	43	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	5	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.71 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AXIvideo2MultiPixStream_Pipeline_loop_width' pipeline 'loop_width' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [HLS 200-1552] Enabling free running pipeline (frp) architecture on pipeline 'VITIS_LOOP_520_2' in module 'tpgBackground_Pipeline_VITIS_LOOP_520_2'. Estimated max control fanout for pipeline is 7552.
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_6s_24s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7ns_13ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_7s_16ns_23_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8ns_23ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_8s_23s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_11ns_12ns_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_5ns_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_8s_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_4ns_3_15_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.25 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.03 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.25 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vDir' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hDir' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgForeground_Pipeline_VITIS_LOOP_729_2' pipeline 'VITIS_LOOP_729_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground_Pipeline_VITIS_LOOP_729_2'.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgForeground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'boxHCoord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'boxVCoord' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgForeground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [RTMG 210-285] Implementing FIFO 'srcYUV_U(design_1_v_tpg_0_0_fifo_w24_d18_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bckgndYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tpgForeground_U0_U(design_1_v_tpg_0_0_start_for_tpgForeground_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruStartY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/passthruEndY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/enableInput' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'enableInput', 'passthruStartX', 'passthruStartY', 'passthruEndX', 'passthruEndY', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.53 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.87 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.58 seconds. CPU system time: 0.33 seconds. Elapsed time: 5.14 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7.33 seconds. CPU system time: 0.29 seconds. Elapsed time: 7.65 seconds; current allocated memory: 1.103 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 111.98 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 130.47 seconds. CPU system time: 11.33 seconds. Elapsed time: 147.42 seconds; current allocated memory: 377.562 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1754.410 ; gain = 96.992 ; free physical = 777 ; free virtual = 8561
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 13:14:31 2024...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 37.36 seconds. CPU system time: 4.25 seconds. Elapsed time: 44 seconds; current allocated memory: 6.570 MB.
INFO: [HLS 200-112] Total CPU user time: 170.99 seconds. Total CPU system time: 16.38 seconds. Total elapsed time: 205.75 seconds; peak allocated memory: 1.111 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Feb 22 13:14:34 2024...
compile_c: Time (s): cpu = 00:02:54 ; elapsed = 00:03:29 . Memory (MB): peak = 1780.199 ; gain = 0.000 ; free physical = 4897 ; free virtual = 12681
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_v_tpg_0_0
Command: synth_design -top design_1_v_tpg_0_0 -part xczu4ev-sfvc784-1-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4ev'
INFO: [Device 21-403] Loading part xczu4ev-sfvc784-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 162266
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/verilog/design_1_v_tpg_0_0_frp_pipeline_valid.v:70]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2925.125 ; gain = 234.832 ; free physical = 3618 ; free virtual = 11408
Synthesis current peak Physical Memory [PSS] (MB): peak = 2236.844; parent = 2074.482; children = 162.373
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3937.816; parent = 2938.004; children = 999.812
---------------------------------------------------------------------------------
WARNING: [Synth 8-8943] 'design_1_v_tpg_0_0_v_tpg' is not compiled in library 'v_tpg_v8_2_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.vhd:104]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_v_tpg' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd:12' bound to instance 'U0' of component 'design_1_v_tpg_0_0_v_tpg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_v_tpg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd:60]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:12' bound to instance 'grp_v_tpgHlsDataFlow_fu_349' of component 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd:399]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:98]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:12' bound to instance 'AXIvideo2MultiPixStream_U0' of component 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:388]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:42]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd:12' bound to instance 'grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181' of component 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:269]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd:36]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd:86]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd:36]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.vhd:12' bound to instance 'grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201' of component 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:291]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.vhd:46]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_width.vhd:46]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.vhd:12' bound to instance 'grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_229' of component 'design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:323]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.vhd:39]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol.vhd:39]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_reg_unsigned_short_s' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:12' bound to instance 'grp_reg_unsigned_short_s_fu_255' of component 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:348]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_unsigned_short_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:22]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_reg_unsigned_short_s' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:12' bound to instance 'grp_reg_unsigned_short_s_fu_261' of component 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:356]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_AXIvideo2MultiPixStream' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream.vhd:42]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground.vhd:12' bound to instance 'tpgBackground_U0' of component 'design_1_v_tpg_0_0_tpgBackground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:416]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground.vhd:54]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:12' bound to instance 'grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground.vhd:489]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:164]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.vhd:10' bound to instance 'redYuv_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2308]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.vhd:10' bound to instance 'grnYuv_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2320]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.vhd:10' bound to instance 'bluYuv_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2332]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.vhd:10' bound to instance 'blkYuv_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2356]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_r_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2368]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_y_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2380]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_g_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2392]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_u_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2404]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_u_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelYuv_v_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2416]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelYuv_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:10' bound to instance 'tpgBarSelRgb_b_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2428]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 20 - type: integer 
	Parameter AddressRange bound to: 2048 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2440]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgTartanBarArray_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2452]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_1_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_whiYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2464]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R.vhd:10' bound to instance 'blkYuv_1_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_blkYuv_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2476]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 410 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_0_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2488]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 410 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_1_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2506]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 410 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_2_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2524]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 410 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_3_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2542]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_3_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 410 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.vhd:10' bound to instance 'tpgSinTableArray_9bit_4_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2560]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_4_ROM_AUTO_1R.vhd:36]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:10' bound to instance 'tpgCheckerBoardArray_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2578]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_r_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2590]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_g_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2602]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_VESA_b_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgBarSelRgb_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2614]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarArray_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2626]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarArray_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_r_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2638]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_g_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2650]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelRgb_CEA_b_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2662]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_y_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2674]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_v_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2686]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_601_u_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_y_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2710]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_v_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2722]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.vhd:28]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:10' bound to instance 'DPtpgBarSelYuv_709_u_U' of component 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2734]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s.vhd:12' bound to instance 'grp_reg_ap_uint_10_s_fu_2141' of component 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_ap_uint_10_s.vhd:22]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_reg_int_s' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_int_s.vhd:12' bound to instance 'grp_reg_int_s_fu_2673' of component 'design_1_v_tpg_0_0_reg_int_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2754]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_int_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_int_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_reg_int_s' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_int_s.vhd:22]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:86' bound to instance 'urem_11ns_4ns_3_15_1_U52' of component 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2762]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:102]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u' of component 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:86' bound to instance 'urem_11ns_4ns_3_15_1_U53' of component 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2777]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:86' bound to instance 'urem_11ns_4ns_3_15_1_U54' of component 'design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2792]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mux_53_32_1_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_53_32_1_1.vhd:11' bound to instance 'mux_53_32_1_1_U55' of component 'design_1_v_tpg_0_0_mux_53_32_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2807]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mux_53_32_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_53_32_1_1.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mux_53_32_1_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_53_32_1_1.vhd:32]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mux_53_32_1_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_53_32_1_1.vhd:11' bound to instance 'mux_53_32_1_1_U56' of component 'design_1_v_tpg_0_0_mux_53_32_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2827]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter din5_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mux_53_32_1_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_53_32_1_1.vhd:11' bound to instance 'mux_53_32_1_1_U57' of component 'design_1_v_tpg_0_0_mux_53_32_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2847]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mux_32_8_1_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_32_8_1_1.vhd:11' bound to instance 'mux_32_8_1_1_U58' of component 'design_1_v_tpg_0_0_mux_32_8_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2867]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mux_32_8_1_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_32_8_1_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mux_32_8_1_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mux_32_8_1_1.vhd:28]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:57' bound to instance 'am_addmul_16ns_1s_16ns_17_4_1_U59' of component 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2883]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U' of component 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:57' bound to instance 'mac_muladd_16s_16s_16ns_16_4_1_U60' of component 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2900]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U' of component 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:51' bound to instance 'mul_mul_11ns_12ns_23_4_1_U61' of component 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2917]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:6' bound to instance 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U' of component 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:51' bound to instance 'mul_mul_11ns_12ns_23_4_1_U62' of component 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2932]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1.vhd:51' bound to instance 'mul_mul_11ns_12ns_23_4_1_U63' of component 'design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2947]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:57' bound to instance 'mac_muladd_16ns_7ns_13ns_23_4_1_U64' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2962]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:57' bound to instance 'mac_muladd_16ns_7s_16ns_23_4_1_U65' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2979]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:51' bound to instance 'mul_mul_16ns_8s_24_4_1_U66' of component 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2996]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:6' bound to instance 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U' of component 'design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:57' bound to instance 'mac_muladd_16ns_8ns_23ns_24_4_1_U67' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3011]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:51' bound to instance 'mul_mul_16ns_5ns_21_4_1_U68' of component 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3028]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:6' bound to instance 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U' of component 'design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 23 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:57' bound to instance 'mac_muladd_16ns_8s_23s_24_4_1_U69' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3043]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 24 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:57' bound to instance 'mac_muladd_16ns_6s_24s_24_4_1_U70' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3060]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:10' bound to instance 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U' of component 'design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:90]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:75]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:51' bound to instance 'mul_mul_20s_8ns_28_4_1_U71' of component 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3077]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:6' bound to instance 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U' of component 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:81]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.vhd:67]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3092]
	Parameter PipelineLatency bound to: 19 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter CeilLog2Stages bound to: 5 - type: integer 
	Parameter ExitLatency bound to: -1 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_frp_pipeline_valid' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:14' bound to instance 'frp_pipeline_valid_U' of component 'design_1_v_tpg_0_0_frp_pipeline_valid' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3107]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_frp_pipeline_valid' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:30]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:60]
WARNING: [Synth 8-614] signal 'valid_out_tmp' is read in the process but is not in the sensitivity list [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:170]
WARNING: [Synth 8-614] signal 'valid_disable' is read in the process but is not in the sensitivity list [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_frp_pipeline_valid' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_pipeline_valid.vhd:30]
WARNING: [Synth 8-5640] Port 'empty' is missing in component declaration [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:2244]
	Parameter BlockingType bound to: 1 - type: integer 
	Parameter PipeLatency bound to: 19 - type: integer 
	Parameter PipelineII bound to: 1 - type: integer 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter NumWrites bound to: 1 - type: integer 
	Parameter CeilLog2Stages bound to: 5 - type: integer 
	Parameter CeilLog2FDepth bound to: 5 - type: integer 
	Parameter PfAllDoneEnable bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_frp_fifoout' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:14' bound to instance 'pf_bckgndYUV_U' of component 'design_1_v_tpg_0_0_frp_fifoout' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:3121]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_frp_fifoout' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:47]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:83]
WARNING: [Synth 8-614] signal 'blocking_type' is read in the process but is not in the sensitivity list [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:374]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_frp_fifoout' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgBackground' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground.vhd:54]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgForeground' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground.vhd:12' bound to instance 'tpgForeground_U0' of component 'design_1_v_tpg_0_0_tpgForeground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:456]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground.vhd:49]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.vhd:12' bound to instance 'grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174' of component 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground.vhd:205]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.vhd:63]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 3 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.vhd:10' bound to instance 'whiYuv_2_U' of component 'design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.vhd:245]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R.vhd:28]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.vhd:11' bound to instance 'flow_control_loop_pipe_sequential_init_U' of component 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_tpgForeground' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgForeground.vhd:49]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.vhd:12' bound to instance 'MultiPixStream2AXIvideo_U0' of component 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:491]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.vhd:45]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.vhd:12' bound to instance 'grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157' of component 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.vhd:185]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.vhd:45]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_fifo_w24_d18_S' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:12' bound to instance 'srcYUV_U' of component 'design_1_v_tpg_0_0_fifo_w24_d18_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:522]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d18_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:38]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_fifo_w24_d18_S_ShiftReg' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:141' bound to instance 'U_design_1_v_tpg_0_0_fifo_w24_d18_S_ShiftReg' of component 'design_1_v_tpg_0_0_fifo_w24_d18_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:62]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d18_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d18_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d18_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d18_S.vhd:38]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_fifo_w24_d16_S' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:12' bound to instance 'bckgndYUV_U' of component 'design_1_v_tpg_0_0_fifo_w24_d16_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:537]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d16_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:38]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:141' bound to instance 'U_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' of component 'design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:62]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d16_S_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_fifo_w24_d16_S' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:38]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_fifo_w24_d16_S' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_fifo_w24_d16_S.vhd:12' bound to instance 'ovrlayYUV_U' of component 'design_1_v_tpg_0_0_fifo_w24_d16_S' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:552]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:12' bound to instance 'start_for_tpgForeground_U0_U' of component 'design_1_v_tpg_0_0_start_for_tpgForeground_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:567]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_tpgForeground_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:137' bound to instance 'U_design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' of component 'design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_tpgForeground_U0_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_tpgForeground_U0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_tpgForeground_U0.vhd:36]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:12' bound to instance 'start_for_MultiPixStream2AXIvideo_U0_U' of component 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:580]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:36]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:137' bound to instance 'U_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' of component 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:60]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_ShiftReg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpgHlsDataFlow.vhd:98]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0_reg_unsigned_short_s' declared at '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:12' bound to instance 'grp_reg_unsigned_short_s_fu_573' of component 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd:483]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_CTRL_s_axi.vhd:195]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_CTRL_s_axi.vhd:195]
	Parameter DataWidth bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
	Parameter DataWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both__parameterized0' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both__parameterized0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both__parameterized1' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_regslice_both__parameterized1' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_regslice_both.vhd:26]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 3 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_design_1_v_tpg_0_0_v_tpg' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (0#1) [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/synth/design_1_v_tpg_0_0.vhd:104]
WARNING: [Synth 8-6014] Unused sequential element run_proc[10].divisor_tmp_reg[11] was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:158]
WARNING: [Synth 8-3848] Net empty in module/entity xil_defaultlib_design_1_v_tpg_0_0_frp_fifoout does not have driver. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_frp_fifoout.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5227_pp0_iter17_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:4046]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5227_pp0_iter16_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:4045]
WARNING: [Synth 8-3936] Found unconnected internal register 'g_reg_5227_pp0_iter15_reg_reg' and it is trimmed from '16' to '8' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.vhd:4044]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_CTRL_s_axi.vhd:565]
WARNING: [Synth 8-7129] Port WDATA[31] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module xil_defaultlib_design_1_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[11] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[10] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[12] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[11] in module xil_defaultlib_design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_done_int in module xil_defaultlib_design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2_whiYuv_2_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground_Pipeline_VITIS_LOOP_729_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_num_data_valid[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[4] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[3] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[2] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[1] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port bckgndYUV_fifo_cap[0] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[15] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[14] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[13] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[12] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[11] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[10] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[9] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorR[8] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[15] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[14] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[13] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[12] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[11] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[10] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[9] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorG[8] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[15] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
WARNING: [Synth 8-7129] Port boxColorB[14] in module xil_defaultlib_design_1_v_tpg_0_0_tpgForeground is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3121.969 ; gain = 431.676 ; free physical = 5807 ; free virtual = 13596
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 172.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4121.785; parent = 3121.973; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3139.781 ; gain = 449.488 ; free physical = 5790 ; free virtual = 13578
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 172.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.598; parent = 3139.785; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3139.781 ; gain = 449.488 ; free physical = 5787 ; free virtual = 13575
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 172.641
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4139.598; parent = 3139.785; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3139.781 ; gain = 0.000 ; free physical = 5740 ; free virtual = 13528
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0_ooc.xdc] for cell 'U0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3295.469 ; gain = 0.000 ; free physical = 5430 ; free virtual = 13218
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/design_1_v_tpg_0_0.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3295.469 ; gain = 0.000 ; free physical = 5430 ; free virtual = 13218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3295.469 ; gain = 0.000 ; free physical = 5427 ; free virtual = 13215
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3295.469 ; gain = 605.176 ; free physical = 5781 ; free virtual = 13564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 185.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.285; parent = 3295.473; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4ev-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3295.469 ; gain = 605.176 ; free physical = 5781 ; free virtual = 13564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 185.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.285; parent = 3295.473; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 3295.469 ; gain = 605.176 ; free physical = 5781 ; free virtual = 13564
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 185.378
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.285; parent = 3295.473; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].remd_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[10].dividend_tmp_reg[11]' and it is trimmed from '11' to '3' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'run_proc[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1.vhd:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '16' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '23' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_reg_reg' and it is trimmed from '48' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:46]
WARNING: [Synth 8-3936] Found unconnected internal register 'm_reg_reg' and it is trimmed from '45' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'a_reg_reg' and it is trimmed from '27' to '24' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-327] inferring latch for variable 'axi_data_V_out_reg' [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start.vhd:212]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'xil_defaultlib_design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 3295.469 ; gain = 605.176 ; free physical = 8092 ; free virtual = 15877
Synthesis current peak Physical Memory [PSS] (MB): peak = 2465.657; parent = 2293.017; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.285; parent = 3295.473; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 16    
	   3 Input   16 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 33    
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 7     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 8     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 80    
	               12 Bit    Registers := 5     
	               11 Bit    Registers := 85    
	               10 Bit    Registers := 48    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 154   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 24    
	                2 Bit    Registers := 133   
	                1 Bit    Registers := 504   
+---ROMs : 
	                    ROMs := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	  31 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 7     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 31    
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 36    
	   3 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 107   
	   4 Input    8 Bit        Muxes := 9     
	   9 Input    8 Bit        Muxes := 9     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 8     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 21    
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 34    
	   9 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 204   
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 4     
	   9 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_255/ap_return_int_reg_reg' and it is trimmed from '16' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_261/ap_return_int_reg_reg' and it is trimmed from '16' to '11' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_255/d_read_reg_22_reg' and it is trimmed from '16' to '10' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_reg_unsigned_short_s_fu_261/d_read_reg_22_reg' and it is trimmed from '16' to '11' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_reg_unsigned_short_s.vhd:52]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '45' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '27' to '17' bits. [/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/hdl/vhdl/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.vhd:38]
DSP Report: Generating DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (A2*(B:0x1d)')'.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_tmp_reg is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_cvt is absorbed into DSP mul_mul_16ns_5ns_21_4_1_U68/design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_16ns_7ns_13ns_23_4_1_U64/design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x96)')')'.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/p_reg_reg.
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U59/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register Zplate_Hor_Control_Delta_read_reg_4864_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U60/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_cvt is absorbed into DSP mul_mul_20s_8ns_28_4_1_U71/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg, operation Mode is: (A2*(B:0x3ffeb)')'.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x95)'')')'.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: register mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: operator mul_mul_16ns_8s_24_4_1_U66/design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5_U/p_cvt is absorbed into DSP mac_muladd_16ns_6s_24s_24_4_1_U70/design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C:0x8080)+(A2*(B:0x3ffd5)')'.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_16ns_7s_16ns_23_4_1_U65/design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/b_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8ns_23ns_24_4_1_U67/design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/m_reg_reg is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/m is absorbed into DSP mac_muladd_16ns_8s_23s_24_4_1_U69/design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_cvt is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U63/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_cvt is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U62/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: Generating DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg, operation Mode is: ((A:0xccd)'*B'')'.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: register mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
DSP Report: operator mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_cvt is absorbed into DSP mul_mul_11ns_12ns_23_4_1_U61/design_1_v_tpg_0_0_mul_mul_11ns_12ns_23_4_1_DSP48_2_U/p_reg_tmp_reg.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[23]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[22]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[21]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[20]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[19]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[18]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[17]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[16]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[15]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[14]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[13]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[12]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[11]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[10]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[9]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[8]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[7]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[6]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[5]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[4]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[3]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[2]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[1]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_start_fu_181/axi_data_V_out_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpgHlsDataFlow.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module xil_defaultlib_design_1_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:51 . Memory (MB): peak = 3295.469 ; gain = 605.176 ; free physical = 8057 ; free virtual = 15855
Synthesis current peak Physical Memory [PSS] (MB): peak = 2495.678; parent = 2293.017; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4295.285; parent = 3295.473; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|Module Name                                                                                                | RTL Object                           | Depth x Width | Implemented As | 
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgTartanBarArray_ROM_AUTO_1R    | mem0                                 | 64x3          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgCheckerBoardArray_ROM_AUTO_1R | mem0                                 | 32x1          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln1_reg_5151_pp0_iter13_reg_reg | 2048x20       | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 32x1          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 64x3          | LUT            | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | lshr_ln1_reg_5151_pp0_iter13_reg_reg | 2048x20       | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x9         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                                  | p_0_out                              | 512x8         | Block RAM      | 
+-----------------------------------------------------------------------------------------------------------+--------------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping                   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7         | (A2*(B:0x1d)')'               | 17     | 6      | -      | -      | 23     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3 | (C:0x1080)+(A2*(B:0x4d)')'    | 23     | 18     | 14     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A2*(B:0x96)')')'          | 24     | 18     | 24     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | ((D+(A:0x3fffffff))*B2)'      | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B2)')'                | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10         | (A''*(B:0xdd)')'              | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9   | (A2*(B:0x3ffeb)')'            | 24     | 18     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*(B:0x95)'')')'     | 17     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4  | (C:0x8080)+(A2*(B:0x3ffd5)')' | 23     | 18     | 17     | -      | 23     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8   | (C+(A2*(B:0x3ffab)')')'       | 24     | 18     | 23     | -      | 24     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | ((A:0xccd)'*B'')'             | 12     | 13     | -      | -      | 25     | 2    | 1    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------------------+-------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:11 . Memory (MB): peak = 3627.008 ; gain = 936.715 ; free physical = 7495 ; free virtual = 15293
Synthesis current peak Physical Memory [PSS] (MB): peak = 2992.947; parent = 2785.806; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4626.824; parent = 3627.012; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:12 ; elapsed = 00:02:20 . Memory (MB): peak = 3724.391 ; gain = 1034.098 ; free physical = 7433 ; free virtual = 15231
Synthesis current peak Physical Memory [PSS] (MB): peak = 3052.312; parent = 2845.173; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.207; parent = 3724.395; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/lshr_ln1_reg_5151_pp0_iter13_reg_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/lshr_ln1_reg_5151_pp0_iter13_reg_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:17 ; elapsed = 00:02:25 . Memory (MB): peak = 3724.391 ; gain = 1034.098 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3067.121; parent = 2859.981; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.207; parent = 3724.395; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3067.221; parent = 2860.081; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:31 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3067.236; parent = 2860.097; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3068.998; parent = 2861.858; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3068.998; parent = 2861.858; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:33 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3069.658; parent = 2862.519; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3069.662; parent = 2862.522; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                             | RTL Name                                                                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[2].dividend_tmp_reg[3][10] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[3].dividend_tmp_reg[4][10] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[4].dividend_tmp_reg[5][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[5].dividend_tmp_reg[6][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[6].dividend_tmp_reg[7][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].dividend_tmp_reg[8][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].dividend_tmp_reg[8][10] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U53/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].dividend_tmp_reg[9][10] | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[1].dividend_tmp_reg[2][10] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[2].dividend_tmp_reg[3][10] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[3].dividend_tmp_reg[4][10] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[4].dividend_tmp_reg[5][10] | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[5].dividend_tmp_reg[6][10] | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[6].dividend_tmp_reg[7][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U54/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[7].dividend_tmp_reg[8][10] | 10     | 2     | NO           | NO                 | YES               | 2      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln520_reg_5028_pp0_iter12_reg_reg[0]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_reg_5032_pp0_iter12_reg_reg[0]                                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1050_reg_5081_pp0_iter15_reg_reg[0]                                                                     | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_1_reg_5133_pp0_iter14_reg_reg[0]                                                                   | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/and_ln1292_reg_5077_pp0_iter4_reg_reg[0]                                                                       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1285_reg_5073_pp0_iter3_reg_reg[0]                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1336_reg_5069_pp0_iter12_reg_reg[0]                                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/and_ln1341_reg_5125_pp0_iter13_reg_reg[0]                                                                      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_5_reg_5129_pp0_iter13_reg_reg[0]                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/and_ln1523_reg_5100_pp0_iter13_reg_reg[0]                                                                      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1518_reg_5051_pp0_iter12_reg_reg[0]                                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_6_reg_5104_pp0_iter13_reg_reg[0]                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1584_reg_5046_pp0_iter16_reg_reg[0]                                                                     | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/and_ln1706_reg_5092_pp0_iter13_reg_reg[0]                                                                      | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1701_reg_5042_pp0_iter12_reg_reg[0]                                                                     | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_7_reg_5096_pp0_iter13_reg_reg[0]                                                                   | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/or_ln1449_reg_5137_pp0_iter14_reg_reg[0]                                                                       | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/outpix_val_V_51_reg_5009_pp0_iter14_reg_reg[0]                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/rSerie_V_reg[3]                                                                                                | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/rSerie_V_reg[0]                                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/r_reg_5221_pp0_iter17_reg_reg[15]                                                                              | 3      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/lshr_ln1_reg_5151_pp0_iter12_reg_reg[10]                                                                       | 5      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/or_ln691_reg_5085_pp0_iter17_reg_reg[0]                                                                        | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/gSerie_V_reg[3]                                                                                                | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/gSerie_V_reg[0]                                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/bSerie_V_reg[3]                                                                                                | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/bSerie_V_reg[0]                                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/g_reg_5227_pp0_iter17_reg_reg[7]                                                                               | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108_pp0_iter9_reg_reg[10]                                                                      | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1240_reg_5055_pp0_iter8_reg_reg[10]                                                                      | 8      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/trunc_ln520_2_reg_5021_pp0_iter8_reg_reg[10]                                                                   | 7      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_loop_exit_ready_pp0_iter18_reg_reg                                                                          | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|xil_defaultlib_design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/urem_11ns_4ns_3_15_1_U52/design_1_v_tpg_0_0_urem_11ns_4ns_3_15_1_divider_u/run_proc[8].dividend_tmp_reg[9][10] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | fifo_reg[19]    | 26     | 26         | 0      | 26      | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[17] | 24     | 24         | 0      | 24      | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|xil_defaultlib_design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0   | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_6s_24s_24_4_1_DSP48_9   | (A'*B)'          | 16     | 18     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_8s_24_4_1_DSP48_5          | (PCIN+(A''*B)')' | 16     | 18     | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7ns_13ns_23_4_1_DSP48_3 | (C+(A'*B)')'     | 16     | 7      | 13     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_7s_16ns_23_4_1_DSP48_4  | (C+(A'*B)')'     | 16     | 18     | 16     | -      | 23     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8ns_23ns_24_4_1_DSP48_6 | (C+(A'*B)')'     | 16     | 8      | 23     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16ns_8s_23s_24_4_1_DSP48_8   | (C+(A'*B)')'     | 16     | 18     | 48     | -      | 24     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_1  | (C+(A''*B'')')'  | 30     | 18     | 48     | -      | 16     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 | (A''*B)'         | 11     | 12     | -      | -      | 23     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_16ns_5ns_21_4_1_DSP48_7         | ((A'*B)')'       | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|xil_defaultlib_design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_10         | ((A''*B)')'      | 30     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   117|
|2     |DSP_ALU         |    13|
|4     |DSP_A_B_DATA    |    13|
|8     |DSP_C_DATA      |    13|
|10    |DSP_MULTIPLIER  |    13|
|12    |DSP_M_DATA      |    13|
|14    |DSP_OUTPUT      |    13|
|15    |DSP_PREADD      |    13|
|16    |DSP_PREADD_DATA |    13|
|18    |LUT1            |   110|
|19    |LUT2            |   558|
|20    |LUT3            |   887|
|21    |LUT4            |   570|
|22    |LUT5            |   474|
|23    |LUT6            |  1162|
|24    |RAMB18E2        |    11|
|35    |RAMB36E2        |     1|
|36    |SRL16E          |   159|
|37    |SRLC32E         |    54|
|38    |FDRE            |  3116|
|39    |FDSE            |    93|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:02:33 . Memory (MB): peak = 3732.328 ; gain = 1042.035 ; free physical = 7412 ; free virtual = 15210
Synthesis current peak Physical Memory [PSS] (MB): peak = 3069.725; parent = 2862.585; children = 207.342
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4732.145; parent = 3732.332; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 285 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:23 . Memory (MB): peak = 3732.328 ; gain = 886.348 ; free physical = 7454 ; free virtual = 15252
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:02:34 . Memory (MB): peak = 3732.336 ; gain = 1042.035 ; free physical = 7454 ; free virtual = 15252
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3743.297 ; gain = 0.000 ; free physical = 7558 ; free virtual = 15356
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/tpgBackground_U0/b_reg_5285_reg[6]_i_3 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/tpgBackground_U0/b_reg_5285_reg[6]_i_4 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/tpgBackground_U0/b_reg_5285_reg[6]_i_5 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/tpgBackground_U0/b_reg_5285_reg[6]_i_6 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell U0/tpgBackground_U0/p_reg_reg_i_15 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3771.277 ; gain = 0.000 ; free physical = 7504 ; free virtual = 15302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances

Synth Design complete, checksum: e92c9ac3
INFO: [Common 17-83] Releasing license: Synthesis
315 Infos, 182 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:41 ; elapsed = 00:02:48 . Memory (MB): peak = 3771.277 ; gain = 1991.078 ; free physical = 7757 ; free virtual = 15556
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = 10ebb587a8033e2e
INFO: [Common 17-1381] The checkpoint '/home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2022.2/firmware/EMC2_HDMI_out.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 22 13:17:31 2024...
