INFO-FLOW: Workspace /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1 opened at Mon Jun 19 05:15:23 CDT 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute       config_interface -m_axi_latency=0 
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcvu9p-flga2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e 
Execute       create_platform xcvu9p-flga2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /data/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /data/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'
Command       create_platform done; 2.31 sec.
Execute       source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu9p-flga2104-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 2.41 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
Execute       ap_set_clock -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /data/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log 
Command         ap_eval done; 0.35 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute         set_directive_top myproject -name=myproject 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log 
Command         ap_eval done; 1.1 sec.
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.08 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.39 sec.
Execute         clang_tidy xilinx-remove-assert -desc remove-assert /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: exec /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.55 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 2.35 sec.
Execute           source /data/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 2.67 sec.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.98 sec.
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:75)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:43:79)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:55:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:67)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:68:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:92:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:92:77)
Execute         send_msg_by_id WARNING @200-471@%s%s 10 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log 
Command         ap_eval done; 1.43 sec.
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.17 seconds. CPU system time: 0.95 seconds. Elapsed time: 11.09 seconds; current allocated memory: 854.566 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command           ap_eval done; 0.16 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.16 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.15 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.15 sec.
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.83 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.83 sec.
Execute         run_link_or_opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /data/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command           ap_eval done; 0.14 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.14 sec.
Execute         run_link_or_opt -opt -out /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
Execute           ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command           ap_eval done; 0.12 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /data/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2104-2L-e > /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 19.62 sec.
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
WARNING: [HLS 214-273] In function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (firmware/nnet_utils/nnet_dense.h:38:0)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:54:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:54:25)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:54:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' into 'myproject(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:92:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:114:23)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:99:32)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:31:19)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:50:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'PixelLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:40:9)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:47:13)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:51:17)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:61:13)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:68:13)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:71:17)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv1d_latency.h:79:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_114_1' (firmware/nnet_utils/nnet_activation.h:114:23) in function 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (firmware/nnet_utils/nnet_activation.h:99:32) in function 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>' completely with a factor of 1024 (firmware/nnet_utils/nnet_activation.h:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:74:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:50:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 200 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:36:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>' completely with a factor of 50 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:40:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:79:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:68:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:71:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:61:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:47:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:51:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_1' (firmware/nnet_utils/nnet_activation.h:31:19) in function 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>' completely with a factor of 200 (firmware/nnet_utils/nnet_activation.h:28:0)
INFO: [HLS 214-186] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:40:9) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_conv1d_latency.h:79:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_conv1d_latency.h:68:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_conv1d_latency.h:71:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_conv1d_latency.h:61:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_conv1d_latency.h:47:13) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 15 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_conv1d_latency.h:51:17) in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 20 (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18_mult>(config18_mult::accum_t)' into 'void nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_conv1d_latency.h:14:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(config12::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, config12::weight_t*, config12::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(config15::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>(ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, config15::weight_t*, config15::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b15': Complete partitioning on dimension 1. (firmware/weights/b15.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b12': Complete partitioning on dimension 1. (firmware/weights/b12.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w18': Complete partitioning on dimension 1. (firmware/weights/w18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'w2': Complete partitioning on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'data_buf': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv1d_latency.h:18:12)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:41:11)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:45:14)
INFO: [HLS 214-248] Applying array_partition to 'layer4_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:53:15)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:57:14)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:61:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:14)
INFO: [HLS 214-248] Applying array_partition to 'layer10_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:82:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:86:15)
INFO: [HLS 214-248] Applying array_partition to 'layer15_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:90:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:94:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'Conv1D_1_input': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 23.19 seconds. CPU system time: 0.91 seconds. Elapsed time: 24.05 seconds; current allocated memory: 854.566 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 854.566 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:240).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' into 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' (firmware/nnet_utils/nnet_dense_resource.h:240).
Command           transform done; 3.2 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.11 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.22 seconds; current allocated memory: 982.566 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 2.57 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.8 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.38 seconds; current allocated memory: 1.210 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:41), detected/extracted 15 process function(s): 
	 'nnet::conv_1d_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config3>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'
	 'nnet::pointwise_conv_1d_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config6>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>'
	 'nnet::linear<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config10>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>'
	 'nnet::linear<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config13>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'
	 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>'
	 'nnet::linear<ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, linear_config16>'
	 'nnet::sigmoid<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, sigmoid_config17>'.
Command           transform done; 7.18 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config7>'... converting 101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config4>'... converting 401 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config14>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:40:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, relu_config11>'... converting 41 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_resource.h:42:5)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_resource.h:42:5)...200 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 4, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_conv1d_latency.h:31:5)...34 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_1d_latency_cl<ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv1d_latency.h:31:5)...99 expression(s) balanced.
Command           transform done; 2.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 9.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.46 seconds; current allocated memory: 1.491 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:45) in function 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:34) in function 'conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>'.
INFO: [XFORM 203-531] Rewinding loop 'PartitionLoop' (firmware/nnet_utils/nnet_conv1d_latency.h:34) in function 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>'.
Command           transform done; 3.53 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 3.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.53 seconds; current allocated memory: 1.803 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 19.59 sec.
Command       elaborate done; 54.75 sec.
Execute       ap_eval exec zip -j /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.38 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>' to 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'fill_buffer.1' to 'fill_buffer_1'.
WARNING: [SYN 201-103] Legalizing function name 'conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>' to 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>' to 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>' to 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>' to 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>' to 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>' to 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>' to 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         preproc_iomode -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         preproc_iomode -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         preproc_iomode -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         preproc_iomode -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         preproc_iomode -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         preproc_iomode -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         preproc_iomode -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         preproc_iomode -model fill_buffer.1 
Execute         preproc_iomode -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         preproc_iomode -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         preproc_iomode -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         preproc_iomode -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         preproc_iomode -model fill_buffer 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>} fill_buffer.1 {conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>} {linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>} {linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>} myproject
INFO-FLOW: Configuring Module : fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         apply_spec_resource_limit fill_buffer 
INFO-FLOW: Configuring Module : conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         apply_spec_resource_limit conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
INFO-FLOW: Configuring Module : fill_buffer.1 ...
Execute         set_default_model fill_buffer.1 
Execute         apply_spec_resource_limit fill_buffer.1 
INFO-FLOW: Configuring Module : conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         apply_spec_resource_limit pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         apply_spec_resource_limit linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
INFO-FLOW: Configuring Module : linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> ...
Execute         set_default_model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         apply_spec_resource_limit linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO-FLOW: Configuring Module : relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         apply_spec_resource_limit relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
INFO-FLOW: Configuring Module : dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         apply_spec_resource_limit dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
INFO-FLOW: Configuring Module : linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> ...
Execute         set_default_model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         apply_spec_resource_limit linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
INFO-FLOW: Configuring Module : sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> ...
Execute         set_default_model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         apply_spec_resource_limit sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>} fill_buffer.1 {conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>} {linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>} {linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>} myproject
INFO-FLOW: Preprocessing Module: fill_buffer ...
Execute         set_default_model fill_buffer 
Execute         cdfg_preprocess -model fill_buffer 
Execute         rtl_gen_preprocess fill_buffer 
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> ...
Execute         set_default_model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         cdfg_preprocess -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
INFO-FLOW: Preprocessing Module: fill_buffer.1 ...
Execute         set_default_model fill_buffer.1 
Execute         cdfg_preprocess -model fill_buffer.1 
Execute         rtl_gen_preprocess fill_buffer.1 
INFO-FLOW: Preprocessing Module: conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> ...
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         cdfg_preprocess -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> ...
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         cdfg_preprocess -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> ...
Execute         set_default_model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         cdfg_preprocess -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         rtl_gen_preprocess linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> ...
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         cdfg_preprocess -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
INFO-FLOW: Preprocessing Module: dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> ...
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         cdfg_preprocess -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
INFO-FLOW: Preprocessing Module: linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> ...
Execute         set_default_model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         cdfg_preprocess -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         rtl_gen_preprocess linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
INFO-FLOW: Preprocessing Module: sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> ...
Execute         set_default_model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         cdfg_preprocess -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>} fill_buffer.1 {conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>} {linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>} {linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fill_buffer 
Execute         schedule -model fill_buffer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'fill_buffer'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.sched.adb -f 
INFO-FLOW: Finish scheduling fill_buffer.
Execute         set_default_model fill_buffer 
Execute         bind -model fill_buffer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.bind.adb -f 
INFO-FLOW: Finish binding fill_buffer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, loop 'PartitionLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.12 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.57 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         schedule -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
Execute         set_default_model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         bind -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.46 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.803 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.25 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.68 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.sched.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 3.11 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model fill_buffer.1 
Execute         schedule -model fill_buffer.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'fill_buffer.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 1, Depth = 1, function 'fill_buffer.1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.sched.adb -f 
INFO-FLOW: Finish scheduling fill_buffer.1.
Execute         set_default_model fill_buffer.1 
Execute         bind -model fill_buffer.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.52 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.bind.adb -f 
INFO-FLOW: Finish binding fill_buffer.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         schedule -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PartitionLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 5, Final II = 2, Depth = 2, loop 'PartitionLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.1 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.
Execute         set_default_model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         bind -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.67 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         schedule -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>.
Execute         set_default_model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         bind -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.68 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.46 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.16 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.866 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.77 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.81 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.63 seconds. CPU system time: 0 seconds. Elapsed time: 3.62 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.99 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.85 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.94 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         schedule -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>.
Execute         set_default_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         bind -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.6 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.55 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         schedule -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.22 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>.
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         bind -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.49 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         schedule -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>.
Execute         set_default_model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         bind -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         schedule -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>.
Execute         set_default_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         bind -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.11 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         schedule -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.
Execute         set_default_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         bind -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         schedule -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>.
Execute         set_default_model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         bind -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.bind.adb -f 
INFO-FLOW: Finish binding linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         schedule -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.sched.adb -f 
INFO-FLOW: Finish scheduling sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>.
Execute         set_default_model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         bind -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.bind.adb -f 
INFO-FLOW: Finish binding sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.26 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.48 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.928 GB.
Execute         syn_report -verbosereport -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 6.37 sec.
Execute         db_write -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess fill_buffer 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> 
Execute         rtl_gen_preprocess fill_buffer.1 
Execute         rtl_gen_preprocess conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> 
Execute         rtl_gen_preprocess linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> 
Execute         rtl_gen_preprocess dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> 
Execute         rtl_gen_preprocess linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> 
Execute         rtl_gen_preprocess sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>} fill_buffer.1 {conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>} {linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>} {linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fill_buffer -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.54 seconds; current allocated memory: 1.928 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_fill_buffer 
Execute         gen_rtl fill_buffer -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_fill_buffer 
Execute         syn_report -csynth -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/fill_buffer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/fill_buffer_csynth.xml 
Execute         syn_report -verbosereport -model fill_buffer -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model fill_buffer -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.adb 
Execute         db_write -model fill_buffer -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fill_buffer -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6ns_15_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_16_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_16_1_1': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_16_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9ns_16_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.928 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.31 sec.
Execute         syn_report -rtlxml -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.73 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Command         db_write done; 0.2 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'.
Command         create_rtl_model done; 1.83 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.47 seconds; current allocated memory: 2.053 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         gen_rtl conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
Execute         syn_report -csynth -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.48 sec.
Execute         db_write -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.adb 
Execute         db_write -model conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s' is 5603 from HDL expression: (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s'.
Command         create_rtl_model done; 1.81 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 2.178 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s'.
Command         create_rtl_model done; 2.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.52 seconds; current allocated memory: 2.303 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.8 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s_csynth.xml 
Command         syn_report done; 0.89 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 4.07 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.adb 
Command         db_write done; 1.1 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.25 sec.
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fill_buffer_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model fill_buffer.1 -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'fill_buffer_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.73 seconds; current allocated memory: 2.303 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl fill_buffer.1 -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_fill_buffer_1 
Execute         gen_rtl fill_buffer.1 -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_fill_buffer_1 
Execute         syn_report -csynth -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/fill_buffer_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.3 sec.
Execute         syn_report -rtlxml -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/fill_buffer_1_csynth.xml 
Command         syn_report done; 0.15 sec.
Execute         syn_report -verbosereport -model fill_buffer.1 -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.67 sec.
Execute         db_write -model fill_buffer.1 -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model fill_buffer.1 -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info fill_buffer.1 -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_6s_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7ns_15_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_7s_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.303 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s 
Execute         gen_rtl conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s 
Execute         syn_report -csynth -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.76 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.adb 
Command         db_write done; 0.15 sec.
Execute         db_write -model conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.366 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         gen_rtl pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         syn_report -csynth -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Execute         syn_report -verbosereport -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.69 sec.
Execute         db_write -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.adb 
Execute         db_write -model pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 2.366 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.366 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.01 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.adb 
Command         db_write done; 0.26 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s' pipeline 'ReuseLoop' pipeline type 'rewind pipeline'
INFO: [HLS 200-1553] Disabling free running pipeline (frp) architecture on pipeline 'ReuseLoop' in module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s', because the estimated Stream Port Number is 46, which is bigger than the frp_stream_port_number threshold of 20.
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_15_1_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb' using auto ROMs.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.63 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.92 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.45 sec.
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 2.78 sec.
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 0.57 sec.
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.38 sec.
Execute         gen_tb_info dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.55 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
Execute         gen_rtl linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
Execute         syn_report -csynth -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.adb 
Execute         db_write -model linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.41 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8ns_14_1_1': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud' using auto ROMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.59 sec.
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.adb 
Command         db_write done; 0.13 sec.
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
Execute         gen_rtl linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
Execute         syn_report -csynth -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.adb 
Execute         db_write -model linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.428 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s 
Execute         gen_rtl relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s 
Execute         syn_report -csynth -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 0.14 sec.
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.adb 
Execute         db_write -model relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTO_1R' to 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_53_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.491 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s 
Execute         gen_rtl dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s 
Execute         syn_report -csynth -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.adb 
Execute         db_write -model dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.491 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s 
Execute         gen_rtl linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s 
Execute         syn_report -csynth -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s_csynth.xml 
Execute         syn_report -verbosereport -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.adb 
Execute         db_write -model linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_table_ROM_AUTO_1R' to 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s' pipeline 'sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.491 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s 
Execute         gen_rtl sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s 
Execute         syn_report -csynth -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -rtlxml -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_csynth.xml 
Execute         syn_report -verbosereport -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute         db_write -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.adb 
Execute         db_write -model sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17> -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/Conv1D_1_input' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer17_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_50_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_51_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_52_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_53_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_54_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_55_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_56_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_57_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_58_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_59_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_60_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_61_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_62_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_63_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_64_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_65_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_66_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_67_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_68_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_69_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_70_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_71_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_72_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_73_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_74_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_75_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_76_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_77_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_78_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_79_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_80_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_81_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_82_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_83_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_84_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_85_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_86_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_87_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_88_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_89_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_90_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_91_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_92_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_93_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_94_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_95_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_96_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_97_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_98_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_99_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_100_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_101_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_102_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_103_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_104_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_105_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_106_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_107_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_108_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_109_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_110_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_111_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_112_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_113_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_114_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_115_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_116_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_117_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_118_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_119_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_120_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_121_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_122_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_123_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_124_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_125_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_126_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_127_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_128_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_129_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_130_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_131_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_132_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_133_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_134_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_135_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_136_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_137_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_138_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_139_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_140_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_141_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_142_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_143_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_144_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_145_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_146_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_147_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_148_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_149_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_150_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_151_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_152_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_153_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_154_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_155_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_156_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_157_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_158_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_159_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_160_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_161_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_162_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_163_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_164_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_165_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_166_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_167_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_168_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_169_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_170_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_171_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_172_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_173_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_174_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_175_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_176_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_177_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_178_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_179_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_180_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_181_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_182_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_183_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_184_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_185_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_186_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_187_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_188_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_189_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_190_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_191_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_192_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_193_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_194_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_195_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_196_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_197_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_198_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_199_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_50_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_51_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_52_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_53_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_54_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_55_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_56_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_57_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_58_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_59_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_60_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_61_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_62_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_63_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_64_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_65_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_66_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_67_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_68_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_69_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_70_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_71_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_72_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_73_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_74_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_75_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_76_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_77_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_78_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_79_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_80_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_81_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_82_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_83_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_84_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_85_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_86_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_87_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_88_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_89_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_90_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_91_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_92_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_93_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_94_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_95_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_96_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_97_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_98_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_99_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_100_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_101_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_102_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_103_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_104_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_105_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_106_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_107_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_108_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_109_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_110_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_111_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_112_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_113_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_114_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_115_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_116_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_117_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_118_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_119_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_120_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_121_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_122_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_123_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_124_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_125_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_126_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_127_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_128_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_129_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_130_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_131_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_132_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_133_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_134_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_135_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_136_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_137_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_138_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_139_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_140_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_141_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_142_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_143_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_144_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_145_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_146_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_147_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_148_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_149_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_150_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_151_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_152_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_153_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_154_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_155_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_156_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_157_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_158_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_159_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_160_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_161_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_162_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_163_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_164_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_165_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_166_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_167_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_168_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_169_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_170_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_171_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_172_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_173_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_174_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_175_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_176_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_177_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_178_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_179_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_180_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_181_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_182_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_183_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_184_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_185_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_186_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_187_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_188_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_189_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_190_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_191_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_192_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_193_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_194_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_195_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_196_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_197_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_198_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_199_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_16_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_17_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_18_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_19_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_20_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_21_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_22_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_23_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_24_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_25_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_26_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_27_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_28_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_29_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_30_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_31_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_32_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_33_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_34_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_35_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_36_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_37_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_38_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_39_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_40_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_41_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_42_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_43_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_44_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_45_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_46_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_47_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_48_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_49_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_50_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_51_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_52_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_53_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_54_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_55_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_56_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_57_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_58_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_59_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_60_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_61_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_62_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_63_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_64_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_65_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_66_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_67_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_68_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_69_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_70_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_71_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_72_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_73_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_74_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_75_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_76_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_77_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_78_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_79_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_80_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_81_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_82_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_83_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_84_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_85_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_86_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_87_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_88_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_89_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_90_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_91_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_92_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_93_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_94_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_95_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_96_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_97_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_98_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_99_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_100_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_101_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_102_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_103_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_104_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_105_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_106_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_107_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_108_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_109_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_110_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_111_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_112_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_113_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_114_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_115_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_116_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_117_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_118_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_119_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_120_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_121_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_122_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_123_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_124_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_125_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_126_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_127_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_128_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_129_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_130_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_131_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_132_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_133_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_134_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_135_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_136_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_137_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_138_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_139_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_140_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_141_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_142_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_143_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_144_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_145_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_146_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_147_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_148_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_149_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_150_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_151_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_152_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_153_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_154_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_155_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_156_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_157_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_158_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_159_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_160_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_161_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_162_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_163_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_164_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_165_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_166_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_167_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_168_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_169_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_170_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_171_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_172_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_173_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_174_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_175_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_176_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_177_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_178_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_179_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_180_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_181_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_182_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_183_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_184_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_185_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_186_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_187_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_188_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_189_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_190_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_191_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_192_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_193_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_194_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_195_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_196_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_197_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_198_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_199_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_20_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_21_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_22_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_23_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_24_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_25_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_26_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_27_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_28_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_29_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_30_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_31_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_32_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_33_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_34_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_35_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_36_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_37_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_38_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_39_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_40_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_41_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_42_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_43_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_44_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_45_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_46_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_47_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_48_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_49_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_16_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_17_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_18_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_19_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_20_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_21_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_22_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_23_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_24_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_25_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_26_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_27_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_28_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_29_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_30_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_31_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_32_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_33_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_34_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_35_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_36_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_37_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_38_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_39_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_40_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_41_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_42_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_43_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_44_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_45_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_46_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_47_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_48_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_49_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_1_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_2_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_3_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_4_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_5_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_6_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_7_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_8_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_9_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_10_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_11_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_12_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_13_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_14_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_15_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_16_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_17_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_18_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_V_19_U(myproject_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_10_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_11_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_12_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_13_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_14_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_15_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_16_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_17_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_18_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_V_19_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_1_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_2_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_3_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_4_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_5_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_6_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_7_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_8_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer12_out_V_9_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_1_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_2_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_3_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_4_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_5_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_6_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_7_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_8_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_V_9_U(myproject_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_1_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_2_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_3_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_4_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_5_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_6_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_7_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_8_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_V_9_U(myproject_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_V_U(myproject_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_V_U(myproject_fifo_w9_d2_S)' using Shift Registers.
Command         create_rtl_model done; 7.36 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.01 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.48 seconds; current allocated memory: 2.491 GB.
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 3.73 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 1.89 sec.
Execute         syn_report -csynth -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 1.9 sec.
Execute         syn_report -rtlxml -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 1.85 sec.
Execute         syn_report -verbosereport -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           AP::get_flow_target_display_name
Command         syn_report done; 8.28 sec.
Execute         db_write -model myproject -f -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.94 sec.
Execute         db_write -model myproject -bindview -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.14 sec.
Execute         gen_tb_info myproject -p /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 8.19 sec.
Execute         syn_report -csynthDesign -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute         syn_report -wcfg -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: fill_buffer {conv_1d_latency_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {conv_1d_cl<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config3>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config4>} fill_buffer.1 {conv_1d_latency_cl<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>} pointwise_conv_1d_cl<ap_fixed,ap_fixed<16,6,5,3,0>,config18> {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config6>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config7>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} {linear<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config10>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config11>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 3, 5, 3, 0>, config12>} {linear<ap_fixed<9, 3, 5, 3, 0>, ap_fixed<16, 6, 0, 0, 0>, linear_config13>} {relu<ap_fixed<16, 6, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, relu_config14>} {dense_resource<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 5, 3, 0>, config15>} {linear<ap_fixed<9, 4, 5, 3, 0>, ap_fixed<9, 4, 0, 0, 0>, linear_config16>} {sigmoid<ap_fixed<9, 4, 0, 0, 0>, ap_fixed<9, 4, 0, 0, 0>, sigmoid_config17>} myproject
INFO-FLOW: Handling components in module [fill_buffer] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_9s_8s_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_8s_16_1_1
INFO-FLOW: Found component myproject_mul_9s_7ns_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_7ns_16_1_1
INFO-FLOW: Found component myproject_mul_9s_6s_15_1_1.
INFO-FLOW: Append model myproject_mul_9s_6s_15_1_1
INFO-FLOW: Found component myproject_mul_9s_6ns_15_1_1.
INFO-FLOW: Append model myproject_mul_9s_6ns_15_1_1
INFO-FLOW: Found component myproject_mul_9s_7s_15_1_1.
INFO-FLOW: Append model myproject_mul_9s_7s_15_1_1
INFO-FLOW: Found component myproject_mul_9s_7s_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_7s_16_1_1
INFO-FLOW: Found component myproject_mul_9s_9ns_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_9ns_16_1_1
INFO-FLOW: Found component myproject_mul_9s_9s_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_9s_16_1_1
INFO-FLOW: Found component myproject_mul_9s_8ns_16_1_1.
INFO-FLOW: Append model myproject_mul_9s_8ns_16_1_1
INFO-FLOW: Found component myproject_flow_control_loop_pipe_no_ap_cont.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: Handling components in module [conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [fill_buffer_1] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_9s_7ns_15_1_1.
INFO-FLOW: Append model myproject_mul_9s_7ns_15_1_1
INFO-FLOW: Found component myproject_flow_control_loop_pipe_no_ap_cont.
INFO-FLOW: Append model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: Handling components in module [pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_53_8_1_1.
INFO-FLOW: Append model myproject_mux_53_8_1_1
INFO-FLOW: Found component myproject_mul_8s_8ns_15_1_1.
INFO-FLOW: Append model myproject_mul_8s_8ns_15_1_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_8s_8ns_14_1_1.
INFO-FLOW: Append model myproject_mul_8s_8ns_14_1_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud
INFO-FLOW: Handling components in module [linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_9s_8ns_15_1_1.
INFO-FLOW: Append model myproject_mul_9s_8ns_15_1_1
INFO-FLOW: Found component myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe.
INFO-FLOW: Append model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe
INFO-FLOW: Handling components in module [linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.compgen.tcl 
INFO-FLOW: Found component myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg.
INFO-FLOW: Append model myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w14_d2_S.
INFO-FLOW: Append model myproject_fifo_w14_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w13_d2_S.
INFO-FLOW: Append model myproject_fifo_w13_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w8_d2_S.
INFO-FLOW: Append model myproject_fifo_w8_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
INFO-FLOW: Found component myproject_fifo_w9_d2_S.
INFO-FLOW: Append model myproject_fifo_w9_d2_S
Command         ap_source done; 0.15 sec.
INFO-FLOW: Append model fill_buffer
INFO-FLOW: Append model conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s
INFO-FLOW: Append model fill_buffer_1
INFO-FLOW: Append model conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s
INFO-FLOW: Append model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s
INFO-FLOW: Append model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s
INFO-FLOW: Append model linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: Append model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s
INFO-FLOW: Append model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s
INFO-FLOW: Append model linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s
INFO-FLOW: Append model sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_9s_8s_16_1_1 myproject_mul_9s_7ns_16_1_1 myproject_mul_9s_6s_15_1_1 myproject_mul_9s_6ns_15_1_1 myproject_mul_9s_7s_15_1_1 myproject_mul_9s_7s_16_1_1 myproject_mul_9s_9ns_16_1_1 myproject_mul_9s_9s_16_1_1 myproject_mul_9s_8ns_16_1_1 myproject_flow_control_loop_pipe_no_ap_cont myproject_mul_9s_7ns_15_1_1 myproject_flow_control_loop_pipe_no_ap_cont myproject_mux_53_8_1_1 myproject_mul_8s_8ns_15_1_1 myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb myproject_flow_control_loop_pipe myproject_mul_8s_8ns_14_1_1 myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud myproject_mul_9s_8ns_15_1_1 myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w14_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w13_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w8_d2_S myproject_fifo_w9_d2_S myproject_fifo_w9_d2_S fill_buffer conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s fill_buffer_1 conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s myproject
INFO-FLOW: Generating /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_9s_8s_16_1_1
INFO-FLOW: To file: write model myproject_mul_9s_7ns_16_1_1
INFO-FLOW: To file: write model myproject_mul_9s_6s_15_1_1
INFO-FLOW: To file: write model myproject_mul_9s_6ns_15_1_1
INFO-FLOW: To file: write model myproject_mul_9s_7s_15_1_1
INFO-FLOW: To file: write model myproject_mul_9s_7s_16_1_1
INFO-FLOW: To file: write model myproject_mul_9s_9ns_16_1_1
INFO-FLOW: To file: write model myproject_mul_9s_9s_16_1_1
INFO-FLOW: To file: write model myproject_mul_9s_8ns_16_1_1
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: To file: write model myproject_mul_9s_7ns_15_1_1
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe_no_ap_cont
INFO-FLOW: To file: write model myproject_mux_53_8_1_1
INFO-FLOW: To file: write model myproject_mul_8s_8ns_15_1_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_mul_8s_8ns_14_1_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud
INFO-FLOW: To file: write model myproject_mul_9s_8ns_15_1_1
INFO-FLOW: To file: write model myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe
INFO-FLOW: To file: write model myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w14_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w13_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w8_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model myproject_fifo_w9_d2_S
INFO-FLOW: To file: write model fill_buffer
INFO-FLOW: To file: write model conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s
INFO-FLOW: To file: write model fill_buffer_1
INFO-FLOW: To file: write model conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s
INFO-FLOW: To file: write model linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s
INFO-FLOW: To file: write model dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s
INFO-FLOW: To file: write model linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s
INFO-FLOW: To file: write model sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute           source /data/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_9s_8s_16_1_1
myproject_mul_9s_7ns_16_1_1
myproject_mul_9s_6s_15_1_1
myproject_mul_9s_6ns_15_1_1
myproject_mul_9s_7s_15_1_1
myproject_mul_9s_7s_16_1_1
myproject_mul_9s_9ns_16_1_1
myproject_mul_9s_9s_16_1_1
myproject_mul_9s_8ns_16_1_1
myproject_flow_control_loop_pipe_no_ap_cont
myproject_mul_9s_7ns_15_1_1
myproject_flow_control_loop_pipe_no_ap_cont
myproject_mux_53_8_1_1
myproject_mul_8s_8ns_15_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb
myproject_flow_control_loop_pipe
myproject_mul_8s_8ns_14_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud
myproject_mul_9s_8ns_15_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe
myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
fill_buffer
conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s
fill_buffer_1
conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s
pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s
linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s
linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s
sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s
myproject
' expOnly='0'
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.compgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 28.61 seconds. CPU system time: 0.24 seconds. Elapsed time: 28.78 seconds; current allocated memory: 2.553 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name fill_buffer
INFO-FLOW: No bind nodes found for module_name conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
INFO-FLOW: No bind nodes found for module_name fill_buffer_1
INFO-FLOW: No bind nodes found for module_name pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
INFO-FLOW: No bind nodes found for module_name linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_9s_8s_16_1_1
myproject_mul_9s_7ns_16_1_1
myproject_mul_9s_6s_15_1_1
myproject_mul_9s_6ns_15_1_1
myproject_mul_9s_7s_15_1_1
myproject_mul_9s_7s_16_1_1
myproject_mul_9s_9ns_16_1_1
myproject_mul_9s_9s_16_1_1
myproject_mul_9s_8ns_16_1_1
myproject_flow_control_loop_pipe_no_ap_cont
myproject_mul_9s_7ns_15_1_1
myproject_flow_control_loop_pipe_no_ap_cont
myproject_mux_53_8_1_1
myproject_mul_8s_8ns_15_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s_w9_V_ROM_AUTObkb
myproject_flow_control_loop_pipe
myproject_mul_8s_8ns_14_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s_w12_V_ROM_AUTcud
myproject_mul_9s_8ns_15_1_1
myproject_dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s_w15_V_ROM_AUTdEe
myproject_sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s_sigmoid_tableOg
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w14_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w13_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w8_d2_S
myproject_fifo_w9_d2_S
myproject_fifo_w9_d2_S
fill_buffer
conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s
fill_buffer_1
conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s
pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s
linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s
linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s
relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s
dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s
linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s
sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/fill_buffer_1.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2L-e -data info -quiet 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /data/dhoang/Btag_L1/quantization_pruning/qModel9/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_816 fill_buffer call_ret_fill_buffer_fu_17409 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_U0 pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0 conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s grp_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1808 fill_buffer_1 call_ret_fill_buffer_1_fu_9273 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_U0 linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_U0 linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_U0 sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_U0} INST2MODULE {myproject myproject conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s grp_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_816 conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s call_ret_fill_buffer_fu_17409 fill_buffer linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0 pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s grp_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1808 conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s call_ret_fill_buffer_1_fu_9273 fill_buffer_1 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_U0 linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_U0 sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_U0 pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_U0 linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_U0 dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_U0 linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_U0 sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_U0}} conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_U0 {DEPTH 2 CHILDREN grp_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_816} grp_conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_816 {DEPTH 3 CHILDREN call_ret_fill_buffer_fu_17409} call_ret_fill_buffer_fu_17409 {DEPTH 4 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_U0 {DEPTH 2 CHILDREN {}} pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_U0 {DEPTH 2 CHILDREN grp_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1808} grp_conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s_fu_1808 {DEPTH 3 CHILDREN call_ret_fill_buffer_1_fu_9273} call_ret_fill_buffer_1_fu_9273 {DEPTH 4 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_U0 {DEPTH 2 CHILDREN {}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_U0 {DEPTH 2 CHILDREN {}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_U0 {DEPTH 2 CHILDREN {}} linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_U0 {DEPTH 2 CHILDREN {}} sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_fu_19030_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_104_fu_19061_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_104 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_106_fu_19107_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_106 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_107_fu_19138_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_107 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_108_fu_19180_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_108 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U63 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_109 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U48 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_110 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U46 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U56 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_111 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U30 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_248 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_16_1_1_U34 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_249 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U74 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_112 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U32 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_113 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U67 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_114 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U76 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_250 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_115_fu_17758_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_115 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U77 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_251 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U69 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_252 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U37 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_116 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U49 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_253 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U44 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_117 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U54 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_118 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U24 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_119 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U55 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_120 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U20 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_121 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_122_fu_17905_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_122 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U21 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_123 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U64 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_124 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_125_fu_19243_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_125 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U22 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_126 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U41 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_127 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_128_fu_19263_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_128 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U75 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_129 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U33 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_130 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U59 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_132 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U51 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_133 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U40 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_134 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U70 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_254 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_135_fu_19348_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_135 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U71 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_136 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_137_fu_18068_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_137 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U47 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_138 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U36 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_139 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_140_fu_19390_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_140 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U28 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_141 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_142_fu_18169_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_142 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U29 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_143 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U72 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_255 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_16_1_1_U39 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_256 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U31 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_145 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_16_1_1_U66 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_257 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_146_fu_18269_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_146 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U25 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_258 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U58 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_147 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U50 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_259 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_16_1_1_U26 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_260 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U18 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_261 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_16_1_1_U43 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_262 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U53 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_148 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U42 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_149 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U27 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_150 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_151_fu_18420_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_151 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U19 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_152 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U38 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_153 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U45 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_154 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_155_fu_19435_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_155 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_16_1_1_U73 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_263 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U65 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_264 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_16_1_1_U23 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_156 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_16_1_1_U57 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_157 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_159_fu_18565_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_159 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9ns_16_1_1_U62 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_265 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U68 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_160 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_16_1_1_U52 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_266 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U60 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_161 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_162_fu_19486_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_162 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1273_29_fu_19517_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE sub_ln1273_29 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_163_fu_19534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_163 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U61 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_164 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U35 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_165 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_166_fu_19554_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_166 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_167_fu_19585_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_167 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U41 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_168 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U64 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_170 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_171_fu_18718_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_171 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U22 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_172 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_173_fu_18750_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_173 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U37 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_174 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U51 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_175 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U35 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_176 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_18770_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_275_fu_18782_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_275 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_288_fu_18854_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_288 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_297_fu_18908_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_297 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_298_fu_18914_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_298 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_301_fu_19660_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_301 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_308_fu_19678_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_308 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_311_fu_19695_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_311 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_314_fu_19713_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_314 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_317_fu_19729_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_317 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_320_fu_19751_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_320 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_321_fu_19761_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_321 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_324_fu_19776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_324 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_327_fu_18944_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_327 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_332_fu_18974_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_332 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_335_fu_19804_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_335 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_342_fu_18980_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_342 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_343_fu_19848_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_343 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_350_fu_19864_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_350 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_351_fu_19869_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_351 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_354_fu_19887_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_354 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_355_fu_19897_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_355 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_362_fu_19010_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_362 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_368_fu_19964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_368 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_369_fu_19974_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_369 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_372_fu_19992_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_372 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_part_fu_20361_p2 SOURCE firmware/nnet_utils/nnet_conv1d_latency.h:34 VARIABLE i_part LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_101_fu_1670_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_fu_1676_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_103_fu_1756_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_50_fu_1762_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_105_fu_1842_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_51_fu_1848_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_107_fu_1928_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_52_fu_1934_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_109_fu_2014_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_53_fu_2020_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_111_fu_2100_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_54_fu_2106_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_113_fu_2186_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_55_fu_2192_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_115_fu_2272_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_56_fu_2278_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_117_fu_2358_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_57_fu_2364_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_119_fu_2444_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_58_fu_2450_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_121_fu_2530_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_59_fu_2536_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_123_fu_2616_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_60_fu_2622_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_125_fu_2702_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_61_fu_2708_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_127_fu_2788_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_62_fu_2794_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_129_fu_2874_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_63_fu_2880_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_131_fu_2960_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_64_fu_2966_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_133_fu_3046_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_65_fu_3052_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_135_fu_3132_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_66_fu_3138_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_137_fu_3218_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_67_fu_3224_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_139_fu_3304_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_68_fu_3310_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_141_fu_3390_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_69_fu_3396_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_143_fu_3476_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_70_fu_3482_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_145_fu_3562_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_71_fu_3568_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_147_fu_3648_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_72_fu_3654_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_149_fu_3734_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_73_fu_3740_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_151_fu_3820_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_74_fu_3826_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_153_fu_3906_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_75_fu_3912_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_155_fu_3992_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_76_fu_3998_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_157_fu_4078_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_77_fu_4084_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_159_fu_4164_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_78_fu_4170_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_161_fu_4250_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_79_fu_4256_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_163_fu_4336_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_80_fu_4342_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_165_fu_4422_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_81_fu_4428_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_167_fu_4508_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_82_fu_4514_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_169_fu_4594_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_83_fu_4600_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_171_fu_4680_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_84_fu_4686_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_173_fu_4766_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_85_fu_4772_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_175_fu_4852_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_86_fu_4858_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_177_fu_4938_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_87_fu_4944_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_179_fu_5024_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_88_fu_5030_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_181_fu_5110_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_89_fu_5116_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_183_fu_5196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_90_fu_5202_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_185_fu_5282_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_91_fu_5288_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_187_fu_5368_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_92_fu_5374_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_189_fu_5454_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_93_fu_5460_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_191_fu_5540_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_94_fu_5546_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_193_fu_5626_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_95_fu_5632_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_195_fu_5712_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_96_fu_5718_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_197_fu_5798_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_97_fu_5804_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_199_fu_5884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_98_fu_5890_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_201_fu_5970_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_99_fu_5976_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_203_fu_6056_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_100_fu_6062_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_205_fu_6142_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_101_fu_6148_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_207_fu_6228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_102_fu_6234_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_209_fu_6314_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_103_fu_6320_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_211_fu_6400_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_104_fu_6406_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_213_fu_6486_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_105_fu_6492_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_215_fu_6572_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_106_fu_6578_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_217_fu_6658_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_107_fu_6664_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_219_fu_6744_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_108_fu_6750_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_221_fu_6830_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_109_fu_6836_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_223_fu_6916_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_110_fu_6922_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_225_fu_7002_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_111_fu_7008_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_227_fu_7088_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_112_fu_7094_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_229_fu_7174_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_113_fu_7180_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_231_fu_7260_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_114_fu_7266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_233_fu_7346_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_115_fu_7352_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_235_fu_7432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_116_fu_7438_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_237_fu_7518_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_117_fu_7524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_239_fu_7604_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_118_fu_7610_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_241_fu_7690_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_119_fu_7696_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_243_fu_7776_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_120_fu_7782_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_245_fu_7862_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_121_fu_7868_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_247_fu_7948_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_122_fu_7954_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_249_fu_8034_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_123_fu_8040_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_251_fu_8120_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_124_fu_8126_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_253_fu_8206_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_125_fu_8212_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_255_fu_8292_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_126_fu_8298_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_257_fu_8378_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_127_fu_8384_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_259_fu_8464_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_128_fu_8470_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_261_fu_8550_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_129_fu_8556_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_263_fu_8636_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_130_fu_8642_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_265_fu_8722_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_131_fu_8728_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_267_fu_8808_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_132_fu_8814_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_269_fu_8894_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_133_fu_8900_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_271_fu_8980_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_134_fu_8986_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_273_fu_9066_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_135_fu_9072_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_275_fu_9152_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_136_fu_9158_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_277_fu_9238_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_137_fu_9244_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_279_fu_9324_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_138_fu_9330_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_281_fu_9410_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_139_fu_9416_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_283_fu_9496_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_140_fu_9502_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_285_fu_9582_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_141_fu_9588_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_287_fu_9668_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_142_fu_9674_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_289_fu_9754_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_143_fu_9760_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_291_fu_9840_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_144_fu_9846_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_293_fu_9926_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_145_fu_9932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_295_fu_10012_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_146_fu_10018_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_297_fu_10098_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_147_fu_10104_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_299_fu_10184_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_148_fu_10190_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_301_fu_10270_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_149_fu_10276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_303_fu_10356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_150_fu_10362_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_305_fu_10442_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_151_fu_10448_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_307_fu_10528_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_152_fu_10534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_309_fu_10614_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_153_fu_10620_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_311_fu_10700_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_154_fu_10706_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_313_fu_10786_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_155_fu_10792_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_315_fu_10872_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_156_fu_10878_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_317_fu_10958_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_157_fu_10964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_319_fu_11044_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_158_fu_11050_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_321_fu_11130_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_159_fu_11136_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_323_fu_11216_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_160_fu_11222_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_325_fu_11302_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_161_fu_11308_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_327_fu_11388_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_162_fu_11394_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_329_fu_11474_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_163_fu_11480_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_331_fu_11560_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_164_fu_11566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_333_fu_11646_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_165_fu_11652_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_335_fu_11732_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_166_fu_11738_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_337_fu_11818_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_167_fu_11824_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_339_fu_11904_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_168_fu_11910_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_341_fu_11990_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_169_fu_11996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_343_fu_12076_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_170_fu_12082_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_345_fu_12162_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_171_fu_12168_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_347_fu_12248_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_172_fu_12254_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_349_fu_12334_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_173_fu_12340_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_351_fu_12420_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_174_fu_12426_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_353_fu_12506_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_175_fu_12512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_355_fu_12592_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_176_fu_12598_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_357_fu_12678_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_177_fu_12684_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_359_fu_12764_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_178_fu_12770_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_361_fu_12850_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_179_fu_12856_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_363_fu_12936_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_180_fu_12942_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_365_fu_13022_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_181_fu_13028_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_367_fu_13108_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_182_fu_13114_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_369_fu_13194_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_183_fu_13200_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_371_fu_13280_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_184_fu_13286_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_373_fu_13366_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_185_fu_13372_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_375_fu_13452_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_186_fu_13458_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_377_fu_13538_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_187_fu_13544_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_379_fu_13624_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_188_fu_13630_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_381_fu_13710_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_189_fu_13716_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_383_fu_13796_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_190_fu_13802_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_385_fu_13882_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_191_fu_13888_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_387_fu_13968_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_192_fu_13974_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_389_fu_14054_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_193_fu_14060_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_391_fu_14140_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_194_fu_14146_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_393_fu_14226_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_195_fu_14232_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_395_fu_14312_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_196_fu_14318_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_397_fu_14398_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_197_fu_14404_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_399_fu_14484_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_198_fu_14490_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_401_fu_14570_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_199_fu_14576_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_403_fu_14656_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_200_fu_14662_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_405_fu_14742_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_201_fu_14748_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_407_fu_14828_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_202_fu_14834_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_409_fu_14914_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_203_fu_14920_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_411_fu_15000_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_204_fu_15006_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_413_fu_15086_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_205_fu_15092_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_415_fu_15172_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_206_fu_15178_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_417_fu_15258_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_207_fu_15264_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_419_fu_15344_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_208_fu_15350_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_421_fu_15430_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_209_fu_15436_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_423_fu_15516_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_210_fu_15522_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_425_fu_15602_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_211_fu_15608_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_427_fu_15688_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_212_fu_15694_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_429_fu_15774_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_213_fu_15780_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_431_fu_15860_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_214_fu_15866_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_433_fu_15946_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_215_fu_15952_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_435_fu_16032_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_216_fu_16038_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_437_fu_16118_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_217_fu_16124_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_439_fu_16204_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_218_fu_16210_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_441_fu_16290_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_219_fu_16296_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_443_fu_16376_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_220_fu_16382_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_445_fu_16462_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_221_fu_16468_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_447_fu_16548_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_222_fu_16554_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_449_fu_16634_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_223_fu_16640_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_451_fu_16720_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_224_fu_16726_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_453_fu_16806_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_225_fu_16812_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_455_fu_16892_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_226_fu_16898_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_457_fu_16978_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_227_fu_16984_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_459_fu_17064_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_228_fu_17070_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_461_fu_17150_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_229_fu_17156_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_463_fu_17236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_230_fu_17242_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_465_fu_17322_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_231_fu_17328_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_467_fu_17408_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_232_fu_17414_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_469_fu_17494_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_233_fu_17500_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_471_fu_17580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_234_fu_17586_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_473_fu_17666_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_235_fu_17672_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_475_fu_17752_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_236_fu_17758_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_477_fu_17838_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_237_fu_17844_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_479_fu_17924_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_238_fu_17930_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_481_fu_18010_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_239_fu_18016_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_483_fu_18096_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_240_fu_18102_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_485_fu_18182_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_241_fu_18188_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_487_fu_18268_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_242_fu_18274_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_489_fu_18354_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_243_fu_18360_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_491_fu_18440_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_244_fu_18446_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_493_fu_18526_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_245_fu_18532_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_495_fu_18612_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_246_fu_18618_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_497_fu_18698_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_247_fu_18704_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_499_fu_18784_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_248_fu_18790_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_fu_10135_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_31_fu_10162_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_31 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_15_1_1_U922 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U927 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_33 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U926 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_240 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_35_fu_10200_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_35 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U923 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_241 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_36_fu_10230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_36 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_37_fu_10257_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_37 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U912 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_38 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_15_1_1_U913 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_242 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_39_fu_10295_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_39 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U924 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_243 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_15_1_1_U911 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_244 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_43_fu_10391_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_43 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_44_fu_10407_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_44 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_46_fu_10445_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_46 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_V_47_fu_10483_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_47 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U914 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_48 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U918 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_49 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_50_fu_10521_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_50 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_15_1_1_U920 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_245 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_52_fu_10559_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_52 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U925 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_53 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_54_fu_10597_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_54 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U915 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_55 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U921 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_56 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7ns_15_1_1_U919 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_246 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_7s_15_1_1_U910 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_247 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6ns_15_1_1_U916 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_57 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_6s_15_1_1_U917 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_58 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME r_V_60_fu_10631_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 VARIABLE r_V_60 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_10647_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_244_fu_10673_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_244 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_249_fu_10699_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_249 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_250_fu_10704_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_250 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_257_fu_10744_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_257 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_258_fu_10749_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_258 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_265_fu_10789_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_265 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_266_fu_10794_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_266 LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_part_fu_10923_p2 SOURCE firmware/nnet_utils/nnet_conv1d_latency.h:34 VARIABLE i_part LOOP PartitionLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_2_fu_470_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_fu_476_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_4_fu_556_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_1_fu_562_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_6_fu_642_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_2_fu_648_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_8_fu_728_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_3_fu_734_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_10_fu_814_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_4_fu_820_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_12_fu_900_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_5_fu_906_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_14_fu_986_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_6_fu_992_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_16_fu_1072_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_7_fu_1078_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_18_fu_1158_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_8_fu_1164_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_20_fu_1244_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_9_fu_1250_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_22_fu_1330_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_10_fu_1336_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_24_fu_1416_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_11_fu_1422_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_26_fu_1502_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_12_fu_1508_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_28_fu_1588_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_13_fu_1594_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_30_fu_1674_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_14_fu_1680_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_32_fu_1760_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_15_fu_1766_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_34_fu_1846_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_16_fu_1852_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_36_fu_1932_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_17_fu_1938_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_38_fu_2018_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_18_fu_2024_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_40_fu_2104_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_19_fu_2110_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_42_fu_2190_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_20_fu_2196_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_44_fu_2276_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_21_fu_2282_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_46_fu_2362_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_22_fu_2368_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_48_fu_2448_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_23_fu_2454_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_50_fu_2534_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_24_fu_2540_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_52_fu_2620_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_25_fu_2626_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_54_fu_2706_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_26_fu_2712_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_56_fu_2792_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_27_fu_2798_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_58_fu_2878_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_28_fu_2884_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_60_fu_2964_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_29_fu_2970_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_62_fu_3050_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_30_fu_3056_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_64_fu_3136_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_31_fu_3142_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_66_fu_3222_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_32_fu_3228_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_68_fu_3308_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_33_fu_3314_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_70_fu_3394_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_34_fu_3400_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_72_fu_3480_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_35_fu_3486_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_74_fu_3566_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_36_fu_3572_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_76_fu_3652_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_37_fu_3658_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_78_fu_3738_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_38_fu_3744_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_80_fu_3824_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_39_fu_3830_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_82_fu_3910_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_40_fu_3916_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_84_fu_3996_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_41_fu_4002_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_86_fu_4082_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_42_fu_4088_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_88_fu_4168_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_43_fu_4174_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_90_fu_4254_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_44_fu_4260_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_92_fu_4340_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_45_fu_4346_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_94_fu_4426_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_46_fu_4432_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_96_fu_4512_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_47_fu_4518_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_98_fu_4598_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_48_fu_4604_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_100_fu_4684_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_49_fu_4690_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1480 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_68_fu_4943_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1482 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_4964_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1484 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_70_fu_4985_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1486 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_5006_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1488 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_72_fu_5027_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1490 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_73_fu_5052_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1492 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_5073_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1494 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1496 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_5107_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1498 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_76_fu_5128_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1499 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_5153_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1500 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_78_fu_5178_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1501 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_79_fu_5199_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1502 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_80_fu_5220_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1503 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_81_fu_5241_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1504 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1505 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_82_fu_5275_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1506 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_83_fu_5296_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1507 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_5317_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1508 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_85_fu_5338_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1509 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_86_fu_5363_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1510 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_87_fu_5388_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1511 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_88_fu_5413_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1512 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1513 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_89_fu_5455_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1514 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_90_fu_5476_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1515 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_91_fu_5497_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1516 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_92_fu_5518_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1517 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_93_fu_5539_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1518 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_94_fu_5560_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1519 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_95_fu_5581_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1520 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1521 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_96_fu_5615_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1522 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_97_fu_5636_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1523 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_98_fu_5657_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1524 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_99_fu_5678_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1525 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_100_fu_5699_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1526 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_101_fu_5720_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1527 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_102_fu_5741_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1528 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1529 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_103_fu_5783_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1530 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_104_fu_5808_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1531 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_105_fu_5833_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1532 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_106_fu_5858_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1533 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_107_fu_5883_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1534 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_108_fu_5908_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1535 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_109_fu_5933_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1536 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1537 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_110_fu_5975_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1538 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1539 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_111_fu_6009_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1540 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_112_fu_6030_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1541 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_113_fu_6051_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1542 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_114_fu_6072_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1543 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_6093_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1544 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1545 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_116_fu_6127_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1546 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_6148_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1547 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_118_fu_6169_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1548 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_119_fu_6190_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1549 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_120_fu_6211_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1550 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_121_fu_6232_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1551 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_122_fu_6253_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1552 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1553 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_123_fu_6287_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1554 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_124_fu_6308_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1555 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_125_fu_6329_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1556 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_126_fu_6350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1557 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_127_fu_6371_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1558 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_128_fu_6392_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1559 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_129_fu_6413_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1560 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1561 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_130_fu_6447_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1562 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_131_fu_6468_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1563 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_132_fu_6489_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1564 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_133_fu_6510_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1565 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_134_fu_6531_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1566 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_135_fu_6556_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1567 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_136_fu_6581_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1568 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1569 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_137_fu_6623_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1570 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_138_fu_6648_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1571 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_139_fu_6673_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1572 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_140_fu_6698_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1573 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_141_fu_6723_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1574 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_142_fu_6748_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1575 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_143_fu_6773_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1576 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1577 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_144_fu_6815_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1578 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_145_fu_6840_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1579 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_146_fu_6865_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1580 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_147_fu_6890_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1581 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_148_fu_6915_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1582 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_149_fu_6940_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1583 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_150_fu_6965_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1584 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1585 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_151_fu_7007_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1586 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_152_fu_7032_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1587 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_153_fu_7057_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1588 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1589 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1590 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_154_fu_7100_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1591 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_155_fu_7121_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1592 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1593 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_156_fu_7155_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1594 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_157_fu_7176_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1595 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_158_fu_7197_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1596 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_159_fu_7218_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1597 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_160_fu_7239_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1598 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_161_fu_7260_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1599 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_162_fu_7281_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1600 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1601 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_163_fu_7315_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1602 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_164_fu_7336_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1603 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_165_fu_7357_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1604 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_166_fu_7378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1605 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_167_fu_7399_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1606 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_168_fu_7420_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1607 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_169_fu_7441_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1608 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1609 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_170_fu_7475_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1610 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_171_fu_7496_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1611 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_172_fu_7517_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1612 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_173_fu_7538_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_173 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1613 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_174_fu_7559_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_174 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1614 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_175_fu_7580_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_175 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1615 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_176_fu_7601_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_176 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1616 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1617 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_177_fu_7635_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_177 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1618 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_178_fu_7656_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_178 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1619 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_179_fu_7677_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_179 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1620 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_180_fu_7698_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_180 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1621 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_181_fu_7719_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_181 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1622 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_173 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_182_fu_7740_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_182 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1623 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_174 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_183_fu_7761_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_183 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1624 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_175 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1625 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_176 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_184_fu_7795_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1626 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_177 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_185_fu_7816_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_185 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1627 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_178 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_186_fu_7837_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_186 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1628 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_179 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_187_fu_7858_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1629 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_180 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_188_fu_7879_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_188 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1630 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_181 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_189_fu_7900_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_189 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1631 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_182 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_190_fu_7921_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_190 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1632 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_183 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1633 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_184 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_191_fu_7955_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_191 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1634 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_185 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_192_fu_7976_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_192 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1635 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_186 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_193_fu_7997_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_193 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1636 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_187 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_194_fu_8018_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_194 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1637 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_188 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_195_fu_8039_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_195 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1638 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_189 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_196_fu_8060_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_196 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1639 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_190 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_197_fu_8081_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_197 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1640 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_191 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1641 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_192 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_198_fu_8115_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_198 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1642 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_193 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_199_fu_8136_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_199 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1643 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_194 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_200_fu_8161_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_200 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1644 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_195 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_201_fu_8186_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_201 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1645 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_196 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_202_fu_8211_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_202 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1646 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_197 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_203_fu_8236_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_203 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1647 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_198 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_204_fu_8261_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_204 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1648 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_199 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1649 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_200 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_205_fu_8303_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_205 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1650 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_201 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_206_fu_8328_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_206 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1651 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_202 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_207_fu_8353_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_207 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1652 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_203 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_208_fu_8378_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1653 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_204 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_209_fu_8403_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_209 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1654 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_205 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_210_fu_8428_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_210 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1655 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_206 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_8453_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1656 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_207 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1657 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_208 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_212_fu_8495_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_212 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1658 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_209 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_213_fu_8520_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_213 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1659 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_210 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_214_fu_8545_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_214 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1660 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_211 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_8570_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_215 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1661 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_212 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_216_fu_8595_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_216 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1662 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_213 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_217_fu_8620_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_217 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1663 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_214 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_218_fu_8645_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_218 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1664 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_215 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1665 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_216 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_219_fu_8687_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_219 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1666 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_217 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_220_fu_8712_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_220 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1667 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_218 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_221_fu_8737_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_221 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1668 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_219 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_222_fu_8762_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_222 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1669 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_220 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_223_fu_8787_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_223 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1670 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_221 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_224_fu_8812_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_224 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1671 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_222 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_225_fu_8837_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_225 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1672 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_223 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1673 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_224 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_226_fu_8879_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_226 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1674 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_225 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_227_fu_8904_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_227 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1675 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_226 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_228_fu_8929_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_228 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1676 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_227 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_229_fu_8954_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_229 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1677 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_228 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_230_fu_8979_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_230 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1678 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_229 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_231_fu_9004_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_231 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1679 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_230 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_232_fu_9029_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1680 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_231 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1681 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_232 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_233_fu_9071_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_233 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1682 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_233 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_234_fu_9096_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_234 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1683 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_234 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_235_fu_9121_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1684 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_235 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_236_fu_9146_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_236 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1685 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_236 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_237_fu_9171_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_237 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1686 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_237 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_238_fu_9196_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_238 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1687 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_238 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_15_1_1_U1688 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_239 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_9230_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w9_V_U SOURCE {} VARIABLE w9_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 100 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 100 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_509_fu_230_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_fu_236_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_511_fu_316_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_249_fu_322_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_513_fu_402_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_250_fu_408_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_515_fu_488_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_251_fu_494_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_517_fu_574_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_252_fu_580_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_519_fu_660_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_253_fu_666_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_521_fu_746_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_254_fu_752_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_523_fu_832_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_255_fu_838_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_525_fu_918_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_256_fu_924_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_527_fu_1004_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_257_fu_1010_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_529_fu_1090_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_258_fu_1096_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_531_fu_1176_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_259_fu_1182_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_533_fu_1262_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_260_fu_1268_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_535_fu_1348_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_261_fu_1354_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_537_fu_1434_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_262_fu_1440_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_539_fu_1520_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_263_fu_1526_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_541_fu_1606_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_264_fu_1612_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_543_fu_1692_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_265_fu_1698_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_545_fu_1778_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_266_fu_1784_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_547_fu_1864_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln856_267_fu_1870_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE add_ln856_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1783 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_33_fu_1529_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1785 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_34_fu_1550_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1787 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_35_fu_1571_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1789 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_fu_2524_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_2_fu_2530_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_36_fu_1592_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1790 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_1613_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1791 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_1638_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1792 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_39_fu_1659_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1793 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_5_fu_2628_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_6_fu_2634_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1794 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_40_fu_1693_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1795 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_41_fu_1714_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1796 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_42_fu_1739_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1797 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_9_fu_2732_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_10_fu_2738_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_1764_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1798 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_1785_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1799 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_1806_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1800 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_46_fu_1827_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1801 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_13_fu_2836_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_14_fu_2842_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1802 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_1861_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1803 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_48_fu_1882_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1804 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_49_fu_1903_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1805 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_17_fu_2940_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_18_fu_2946_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_1924_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1806 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_1949_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1807 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_52_fu_1974_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1808 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_53_fu_1999_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1809 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_21_fu_3044_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_22_fu_3050_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1810 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_2041_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1811 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_55_fu_2062_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1812 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_56_fu_2083_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1813 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_25_fu_3148_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_26_fu_3154_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_2104_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1814 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_58_fu_2125_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1815 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_2146_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1816 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_60_fu_2167_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1817 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_29_fu_3252_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_30_fu_3258_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1818 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_2201_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1819 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_62_fu_2222_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1820 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_63_fu_2243_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1821 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_33_fu_3356_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_34_fu_3362_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_64_fu_2264_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1822 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_65_fu_2285_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1823 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_66_fu_2306_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1824 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_2327_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8ns_14_1_1_U1825 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_37_fu_3460_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln813_38_fu_3466_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813 VARIABLE add_ln813_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_2352_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME w12_V_U SOURCE {} VARIABLE w12_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_s_fu_142_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_500_fu_204_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_501_fu_266_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_502_fu_328_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_503_fu_390_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_504_fu_452_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_505_fu_514_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_506_fu_576_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_507_fu_638_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_508_fu_700_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856 VARIABLE p_Val2_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_15_1_1_U1869 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_32_fu_479_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE empty_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8ns_15_1_1_U1871 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270 VARIABLE mul_ln1270_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME in_index_fu_500_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:42 VARIABLE in_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME w15_V_U SOURCE {} VARIABLE w15_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 0 URAM 0}} sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_1_fu_107_p2 SOURCE /data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377 VARIABLE p_Val2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME sigmoid_table_U SOURCE {} VARIABLE sigmoid_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_1_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_2_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_3_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_4_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_5_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_6_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_7_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_8_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_9_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_10_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_11_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_12_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_13_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_14_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_15_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_16_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_17_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_18_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_19_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_20_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_21_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_22_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_23_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_24_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_25_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_26_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_27_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_28_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_29_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_30_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_31_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_32_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_33_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_34_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_35_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_36_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_37_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_38_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_39_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_40_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_41_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_42_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_43_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_44_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_45_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_46_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_47_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_48_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_49_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_50_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_51_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_52_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_53_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_54_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_55_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_56_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_57_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_58_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_59_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_60_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_61_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_62_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_63_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_64_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_65_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_66_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_67_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_68_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_69_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_70_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_71_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_72_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_73_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_74_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_75_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_76_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_77_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_78_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_79_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_80_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_81_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_82_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_83_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_84_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_85_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_86_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_87_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_88_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_89_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_90_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_91_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_92_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_93_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_94_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_95_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_96_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_97_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_98_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_99_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_100_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_101_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_102_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_103_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_104_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_105_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_106_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_107_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_108_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_109_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_110_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_111_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_112_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_113_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_114_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_115_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_116_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_117_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_118_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_119_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_120_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_121_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_122_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_123_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_124_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_125_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_126_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_127_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_128_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_129_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_130_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_131_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_132_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_133_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_134_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_135_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_136_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_137_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_138_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_139_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_140_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_141_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_142_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_143_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_144_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_145_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_146_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_147_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_148_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_149_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_150_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_151_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_152_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_153_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_154_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_155_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_156_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_157_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_158_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_159_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_160_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_161_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_162_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_163_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_164_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_165_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_166_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_167_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_168_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_169_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_170_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_171_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_172_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_173_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_174_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_175_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_176_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_177_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_178_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_179_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_180_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_181_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_182_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_183_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_184_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_185_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_186_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_187_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_188_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_189_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_190_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_191_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_192_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_193_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_194_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_195_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_196_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_197_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_198_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_V_199_U SOURCE firmware/myproject.cpp:43 VARIABLE layer2_out_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_1_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_2_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_3_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_4_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_5_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_6_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_7_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_8_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_9_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_10_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_11_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_12_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_13_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_14_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_15_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_16_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_17_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_18_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_19_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_20_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_21_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_22_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_23_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_24_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_25_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_26_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_27_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_28_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_29_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_30_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_31_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_32_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_33_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_34_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_35_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_36_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_37_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_38_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_39_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_40_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_41_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_42_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_43_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_44_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_45_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_46_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_47_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_48_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_49_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_50_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_51_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_52_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_53_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_54_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_55_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_56_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_57_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_58_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_59_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_60_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_61_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_62_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_63_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_64_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_65_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_66_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_67_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_68_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_69_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_70_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_71_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_72_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_73_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_74_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_75_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_76_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_77_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_78_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_79_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_80_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_81_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_82_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_83_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_84_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_85_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_86_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_87_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_88_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_89_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_90_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_91_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_92_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_93_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_94_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_95_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_96_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_97_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_98_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_99_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_100_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_101_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_102_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_103_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_104_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_105_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_106_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_107_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_108_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_109_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_110_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_111_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_112_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_113_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_114_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_115_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_116_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_117_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_118_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_119_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_120_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_121_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_122_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_123_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_124_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_125_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_126_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_127_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_128_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_129_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_130_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_131_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_132_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_133_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_134_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_135_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_136_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_137_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_138_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_139_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_140_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_141_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_142_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_143_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_144_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_145_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_146_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_147_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_148_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_149_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_150_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_151_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_152_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_153_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_154_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_155_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_156_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_157_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_158_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_159_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_160_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_161_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_162_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_163_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_164_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_165_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_166_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_167_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_168_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_169_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_170_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_171_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_172_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_173_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_174_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_175_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_176_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_177_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_178_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_179_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_180_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_181_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_182_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_183_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_184_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_185_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_186_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_187_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_188_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_189_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_190_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_191_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_192_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_193_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_194_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_195_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_196_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_197_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_198_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer3_out_V_199_U SOURCE firmware/myproject.cpp:47 VARIABLE layer3_out_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_1_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_2_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_3_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_4_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_5_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_6_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_7_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_8_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_9_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_10_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_11_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_12_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_13_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_14_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_15_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_16_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_17_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_18_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_19_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_20_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_21_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_22_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_23_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_24_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_25_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_26_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_27_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_28_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_29_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_30_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_31_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_32_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_33_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_34_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_35_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_36_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_37_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_38_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_39_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_40_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_41_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_42_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_43_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_44_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_45_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_46_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_47_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_48_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_49_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_50_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_51_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_52_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_53_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_54_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_55_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_56_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_57_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_58_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_59_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_60_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_61_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_62_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_63_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_64_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_65_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_66_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_67_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_68_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_69_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_70_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_71_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_72_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_73_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_74_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_75_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_76_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_77_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_78_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_79_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_80_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_81_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_82_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_83_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_84_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_85_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_86_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_87_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_88_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_89_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_90_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_91_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_92_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_93_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_94_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_95_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_96_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_97_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_98_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_99_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_100_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_101_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_102_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_103_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_104_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_105_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_106_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_107_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_108_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_109_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_110_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_111_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_112_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_113_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_114_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_115_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_116_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_117_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_118_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_119_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_120_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_121_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_122_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_123_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_124_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_125_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_126_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_127_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_128_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_129_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_130_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_131_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_132_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_133_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_134_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_135_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_136_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_137_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_138_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_139_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_140_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_141_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_142_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_143_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_144_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_145_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_146_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_147_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_148_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_149_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_150_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_151_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_152_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_153_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_154_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_155_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_156_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_157_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_158_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_159_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_160_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_161_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_162_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_163_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_164_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_165_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_166_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_167_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_168_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_169_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_170_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_171_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_172_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_173_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_174_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_175_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_176_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_177_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_178_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_179_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_180_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_181_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_182_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_183_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_184_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_185_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_186_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_187_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_188_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_189_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_190_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_191_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_192_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_193_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_194_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_195_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_196_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_197_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_198_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_V_199_U SOURCE firmware/myproject.cpp:51 VARIABLE layer4_out_V_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_1_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_2_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_3_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_4_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_5_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_6_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_7_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_8_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_9_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_10_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_11_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_12_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_13_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_14_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_15_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_16_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_17_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_18_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_19_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_20_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_21_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_22_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_23_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_24_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_25_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_26_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_27_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_28_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_29_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_30_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_31_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_32_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_33_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_34_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_35_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_36_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_37_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_38_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_39_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_40_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_41_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_42_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_43_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_44_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_45_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_46_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_47_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_48_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_V_49_U SOURCE firmware/myproject.cpp:55 VARIABLE layer18_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_1_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_2_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_3_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_4_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_5_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_6_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_7_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_8_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_9_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_10_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_11_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_12_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_13_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_14_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_15_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_16_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_17_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_18_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_19_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_20_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_21_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_22_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_23_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_24_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_25_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_26_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_27_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_28_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_29_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_30_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_31_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_32_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_33_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_34_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_35_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_36_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_37_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_38_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_39_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_40_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_41_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_42_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_43_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_44_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_45_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_46_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_47_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_48_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer6_out_V_49_U SOURCE firmware/myproject.cpp:59 VARIABLE layer6_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_1_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_2_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_3_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_4_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_5_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_6_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_7_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_8_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_9_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_10_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_11_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_12_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_13_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_14_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_15_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_16_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_17_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_18_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_19_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_20_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_21_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_22_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_23_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_24_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_25_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_26_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_27_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_28_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_29_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_30_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_31_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_32_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_33_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_34_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_35_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_36_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_37_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_38_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_39_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_40_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_41_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_42_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_43_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_44_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_45_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_46_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_47_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_48_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_V_49_U SOURCE firmware/myproject.cpp:63 VARIABLE layer7_out_V_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_10_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_11_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_12_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_13_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_14_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_15_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_16_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_17_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_18_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer9_out_V_19_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer9_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_1_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_2_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_3_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_4_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_5_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_6_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_7_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_8_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_9_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_10_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_11_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_12_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_13_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_14_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_15_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_16_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_17_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_18_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_V_19_U SOURCE firmware/myproject.cpp:72 VARIABLE layer10_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_1_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_2_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_3_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_4_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_5_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_6_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_7_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_8_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_9_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_10_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_11_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_12_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_13_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_14_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_15_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_16_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_17_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_18_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_V_19_U SOURCE firmware/myproject.cpp:76 VARIABLE layer11_out_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_1_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_2_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_3_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_4_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_5_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_6_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_7_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_8_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer12_out_V_9_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer12_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_1_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_2_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_3_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_4_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_5_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_6_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_7_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_8_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_V_9_U SOURCE firmware/myproject.cpp:84 VARIABLE layer13_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_1_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_2_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_3_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_4_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_5_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_6_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_7_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_8_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_V_9_U SOURCE firmware/myproject.cpp:88 VARIABLE layer14_out_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer15_out_V_U SOURCE firmware/nnet_utils/nnet_dense.h:43 VARIABLE layer15_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer16_out_V_U SOURCE firmware/myproject.cpp:96 VARIABLE layer16_out_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 0 BRAM 101 URAM 0}} fill_buffer {AREA {DSP 0 BRAM 0 URAM 0}} conv_1d_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config3_s {AREA {DSP 0 BRAM 0 URAM 0}} fill_buffer_1 {AREA {DSP 0 BRAM 0 URAM 0}} pointwise_conv_1d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config6_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_9_3_5_3_0_ap_fixed_16_6_0_0_0_linear_config13_s {AREA {DSP 0 BRAM 0 URAM 0}} linear_ap_fixed_9_4_5_3_0_ap_fixed_9_4_0_0_0_linear_config16_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.31 seconds; current allocated memory: 2.616 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.11 MHz
Command       autosyn done; 112.35 sec.
Command     csynth_design done; 167.5 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 163.79 seconds. CPU system time: 3.75 seconds. Elapsed time: 167.5 seconds; current allocated memory: 1.781 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.45 sec.
