<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Lite SBC Library: src/TLE94x1_DEFINES.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Lite SBC Library
   &#160;<span id="projectnumber">v1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_t_l_e94x1___d_e_f_i_n_e_s_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">TLE94x1_DEFINES.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Main header declaration file for TLE94x1 SBC family device.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_t_l_e94x1___d_e_f_i_n_e_s_8h__dep__incl.png" border="0" usemap="#src_2_t_l_e94x1___d_e_f_i_n_e_s_8hdep" alt=""/></div>
<map name="src_2_t_l_e94x1___d_e_f_i_n_e_s_8hdep" id="src_2_t_l_e94x1___d_e_f_i_n_e_s_8hdep">
<area shape="rect"  title="Main header declaration file for TLE94x1 SBC family device." alt="" coords="5,5,175,32"/>
<area shape="rect"  href="_t_l_e94x1_8h.html" title="Main header declaration file for TLE94x1 SBC family device." alt="" coords="37,155,143,181"/>
<area shape="rect"  href="_t_l_e94x1___i_s_r_8h.html" title="Declaration file for ISR&#45;Vectors and ISR related functions." alt="" coords="76,80,211,107"/>
<area shape="rect"  href="_t_l_e94x1_8c.html" title="Implementation of main library functions." alt="" coords="37,229,143,256"/>
</map>
</div>
</div>
<p><a href="_t_l_e94x1___d_e_f_i_n_e_s_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab1ca3b4dc6110acd2675cf281bdd86bb"><td class="memItemLeft" align="right" valign="top"><a id="ab1ca3b4dc6110acd2675cf281bdd86bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab1ca3b4dc6110acd2675cf281bdd86bb">SBC_M_S_CTRL</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:ab1ca3b4dc6110acd2675cf281bdd86bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:ab1ca3b4dc6110acd2675cf281bdd86bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5d38fe3cd96143a807a0e9fbe81609"><td class="memItemLeft" align="right" valign="top"><a id="a5b5d38fe3cd96143a807a0e9fbe81609"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5b5d38fe3cd96143a807a0e9fbe81609">SBC_HW_CTRL_0</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:a5b5d38fe3cd96143a807a0e9fbe81609"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a5b5d38fe3cd96143a807a0e9fbe81609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c07a6607bd53f741046a4ee0aa0c319"><td class="memItemLeft" align="right" valign="top"><a id="a9c07a6607bd53f741046a4ee0aa0c319"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9c07a6607bd53f741046a4ee0aa0c319">SBC_WD_CTRL</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:a9c07a6607bd53f741046a4ee0aa0c319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a9c07a6607bd53f741046a4ee0aa0c319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd3030b992eb10b7a1bf442a0c2f3f0"><td class="memItemLeft" align="right" valign="top"><a id="a2dd3030b992eb10b7a1bf442a0c2f3f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2dd3030b992eb10b7a1bf442a0c2f3f0">SBC_BUS_CTRL_0</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:a2dd3030b992eb10b7a1bf442a0c2f3f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a2dd3030b992eb10b7a1bf442a0c2f3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad998d06f78f406b003fac25d9e46a6be"><td class="memItemLeft" align="right" valign="top"><a id="ad998d06f78f406b003fac25d9e46a6be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad998d06f78f406b003fac25d9e46a6be">SBC_WK_CTRL_0</a>&#160;&#160;&#160;(0b00000110U)</td></tr>
<tr class="memdesc:ad998d06f78f406b003fac25d9e46a6be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:ad998d06f78f406b003fac25d9e46a6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eebb5469501890a753e0880aabd7399"><td class="memItemLeft" align="right" valign="top"><a id="a7eebb5469501890a753e0880aabd7399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7eebb5469501890a753e0880aabd7399">SBC_WK_CTRL_1</a>&#160;&#160;&#160;(0b00000111U)</td></tr>
<tr class="memdesc:a7eebb5469501890a753e0880aabd7399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a7eebb5469501890a753e0880aabd7399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c188b7dfae761873399bc96247ccb27"><td class="memItemLeft" align="right" valign="top"><a id="a5c188b7dfae761873399bc96247ccb27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5c188b7dfae761873399bc96247ccb27">SBC_WK_PUPD_CTRL</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:a5c188b7dfae761873399bc96247ccb27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a5c188b7dfae761873399bc96247ccb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c8a3a36b9c96f3a6839280df76c429"><td class="memItemLeft" align="right" valign="top"><a id="ad3c8a3a36b9c96f3a6839280df76c429"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad3c8a3a36b9c96f3a6839280df76c429">SBC_BUS_CTRL_3</a>&#160;&#160;&#160;(0b00001011U)</td></tr>
<tr class="memdesc:ad3c8a3a36b9c96f3a6839280df76c429"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:ad3c8a3a36b9c96f3a6839280df76c429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8d37b52bb947646c687df3783d3e5a5"><td class="memItemLeft" align="right" valign="top"><a id="aa8d37b52bb947646c687df3783d3e5a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa8d37b52bb947646c687df3783d3e5a5">SBC_TIMER_CTRL</a>&#160;&#160;&#160;(0b00001100U)</td></tr>
<tr class="memdesc:aa8d37b52bb947646c687df3783d3e5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:aa8d37b52bb947646c687df3783d3e5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96cd58d4fe055d4cc66ea71ea1df13af"><td class="memItemLeft" align="right" valign="top"><a id="a96cd58d4fe055d4cc66ea71ea1df13af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a96cd58d4fe055d4cc66ea71ea1df13af">SBC_HW_CTRL_1</a>&#160;&#160;&#160;(0b00001110U)</td></tr>
<tr class="memdesc:a96cd58d4fe055d4cc66ea71ea1df13af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a96cd58d4fe055d4cc66ea71ea1df13af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e39d52890017eeaaf858a22bf3fb9c"><td class="memItemLeft" align="right" valign="top"><a id="a31e39d52890017eeaaf858a22bf3fb9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a31e39d52890017eeaaf858a22bf3fb9c">SBC_HW_CTRL_2</a>&#160;&#160;&#160;(0b00001111U)</td></tr>
<tr class="memdesc:a31e39d52890017eeaaf858a22bf3fb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a31e39d52890017eeaaf858a22bf3fb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31de5ad72a3215c29e067abfc6e9f8b"><td class="memItemLeft" align="right" valign="top"><a id="ad31de5ad72a3215c29e067abfc6e9f8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad31de5ad72a3215c29e067abfc6e9f8b">SBC_GPIO_CTRL</a>&#160;&#160;&#160;(0b00010111U)</td></tr>
<tr class="memdesc:ad31de5ad72a3215c29e067abfc6e9f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:ad31de5ad72a3215c29e067abfc6e9f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8a99efa82309c0f7380685b2f80d3b"><td class="memItemLeft" align="right" valign="top"><a id="aeb8a99efa82309c0f7380685b2f80d3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aeb8a99efa82309c0f7380685b2f80d3b">SBC_PWM_CTRL</a>&#160;&#160;&#160;(0b00011000U)</td></tr>
<tr class="memdesc:aeb8a99efa82309c0f7380685b2f80d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:aeb8a99efa82309c0f7380685b2f80d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b826548bca8dc6c391894d2749f6c7a"><td class="memItemLeft" align="right" valign="top"><a id="a3b826548bca8dc6c391894d2749f6c7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3b826548bca8dc6c391894d2749f6c7a">SBC_PWM_FREQ_CTRL</a>&#160;&#160;&#160;(0b00011100U)</td></tr>
<tr class="memdesc:a3b826548bca8dc6c391894d2749f6c7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a3b826548bca8dc6c391894d2749f6c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677c154eaf5e89f16d018b89ef66e9c4"><td class="memItemLeft" align="right" valign="top"><a id="a677c154eaf5e89f16d018b89ef66e9c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a677c154eaf5e89f16d018b89ef66e9c4">SBC_HW_CTRL_3</a>&#160;&#160;&#160;(0b00011101U)</td></tr>
<tr class="memdesc:a677c154eaf5e89f16d018b89ef66e9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:a677c154eaf5e89f16d018b89ef66e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67ec84bc454a72e592204b233a20c35"><td class="memItemLeft" align="right" valign="top"><a id="aa67ec84bc454a72e592204b233a20c35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa67ec84bc454a72e592204b233a20c35">SBC_SYS_STATUS_CTRL_0</a>&#160;&#160;&#160;(0b00011110U)</td></tr>
<tr class="memdesc:aa67ec84bc454a72e592204b233a20c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:aa67ec84bc454a72e592204b233a20c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9535d78ef93ef8dc1df4e64d89dda12"><td class="memItemLeft" align="right" valign="top"><a id="aa9535d78ef93ef8dc1df4e64d89dda12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa9535d78ef93ef8dc1df4e64d89dda12">SBC_SYS_STATUS_CTRL_1</a>&#160;&#160;&#160;(0b00011111U)</td></tr>
<tr class="memdesc:aa9535d78ef93ef8dc1df4e64d89dda12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register address. <br /></td></tr>
<tr class="separator:aa9535d78ef93ef8dc1df4e64d89dda12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdb227ba4c70d94b72fedc10e2ad377"><td class="memItemLeft" align="right" valign="top"><a id="a0fdb227ba4c70d94b72fedc10e2ad377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0fdb227ba4c70d94b72fedc10e2ad377">SBC_SWK_CTRL</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:a0fdb227ba4c70d94b72fedc10e2ad377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a0fdb227ba4c70d94b72fedc10e2ad377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41ed593c6f9896a3539b5d936d0aca6d"><td class="memItemLeft" align="right" valign="top"><a id="a41ed593c6f9896a3539b5d936d0aca6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a41ed593c6f9896a3539b5d936d0aca6d">SBC_SWK_BTL0_CTRL</a>&#160;&#160;&#160;(0b00100001U)</td></tr>
<tr class="memdesc:a41ed593c6f9896a3539b5d936d0aca6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a41ed593c6f9896a3539b5d936d0aca6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1b105db167b2a1d9cfc6a3ef62ef8b"><td class="memItemLeft" align="right" valign="top"><a id="a5a1b105db167b2a1d9cfc6a3ef62ef8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5a1b105db167b2a1d9cfc6a3ef62ef8b">SBC_SWK_BTL1_CTRL</a>&#160;&#160;&#160;(0b00100010U)</td></tr>
<tr class="memdesc:a5a1b105db167b2a1d9cfc6a3ef62ef8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a5a1b105db167b2a1d9cfc6a3ef62ef8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f566df9b64ab41f2b47dfb6b52abcc7"><td class="memItemLeft" align="right" valign="top"><a id="a0f566df9b64ab41f2b47dfb6b52abcc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0f566df9b64ab41f2b47dfb6b52abcc7">SBC_SWK_ID3_CTRL</a>&#160;&#160;&#160;(0b00100011U)</td></tr>
<tr class="memdesc:a0f566df9b64ab41f2b47dfb6b52abcc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a0f566df9b64ab41f2b47dfb6b52abcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7db59c4031133bbf5a022a1380926fb7"><td class="memItemLeft" align="right" valign="top"><a id="a7db59c4031133bbf5a022a1380926fb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7db59c4031133bbf5a022a1380926fb7">SBC_SWK_ID2_CTRL</a>&#160;&#160;&#160;(0b00100100U)</td></tr>
<tr class="memdesc:a7db59c4031133bbf5a022a1380926fb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a7db59c4031133bbf5a022a1380926fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac409e9f70ae29170e94d5f742ad3812d"><td class="memItemLeft" align="right" valign="top"><a id="ac409e9f70ae29170e94d5f742ad3812d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ac409e9f70ae29170e94d5f742ad3812d">SBC_SWK_ID1_CTRL</a>&#160;&#160;&#160;(0b00100101U)</td></tr>
<tr class="memdesc:ac409e9f70ae29170e94d5f742ad3812d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:ac409e9f70ae29170e94d5f742ad3812d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a1060af5ce5d3132a8dbf9112ce199"><td class="memItemLeft" align="right" valign="top"><a id="a88a1060af5ce5d3132a8dbf9112ce199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a88a1060af5ce5d3132a8dbf9112ce199">SBC_SWK_ID0_CTRL</a>&#160;&#160;&#160;(0b00100110U)</td></tr>
<tr class="memdesc:a88a1060af5ce5d3132a8dbf9112ce199"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a88a1060af5ce5d3132a8dbf9112ce199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ddd3f76159e7f95a56a85fe0d9c0270"><td class="memItemLeft" align="right" valign="top"><a id="a9ddd3f76159e7f95a56a85fe0d9c0270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9ddd3f76159e7f95a56a85fe0d9c0270">SBC_SWK_MASK_ID3_CTRL</a>&#160;&#160;&#160;(0b00100111U)</td></tr>
<tr class="memdesc:a9ddd3f76159e7f95a56a85fe0d9c0270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a9ddd3f76159e7f95a56a85fe0d9c0270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d06029130691266c82eafbf89bcd1"><td class="memItemLeft" align="right" valign="top"><a id="a181d06029130691266c82eafbf89bcd1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a181d06029130691266c82eafbf89bcd1">SBC_SWK_MASK_ID2_CTRL</a>&#160;&#160;&#160;(0b00101000U)</td></tr>
<tr class="memdesc:a181d06029130691266c82eafbf89bcd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a181d06029130691266c82eafbf89bcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbf8b9e5e5b89f76c5f822766b2557a"><td class="memItemLeft" align="right" valign="top"><a id="aacbf8b9e5e5b89f76c5f822766b2557a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aacbf8b9e5e5b89f76c5f822766b2557a">SBC_SWK_MASK_ID1_CTRL</a>&#160;&#160;&#160;(0b00101001U)</td></tr>
<tr class="memdesc:aacbf8b9e5e5b89f76c5f822766b2557a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:aacbf8b9e5e5b89f76c5f822766b2557a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082730c1b770603024a9be263c016181"><td class="memItemLeft" align="right" valign="top"><a id="a082730c1b770603024a9be263c016181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a082730c1b770603024a9be263c016181">SBC_SWK_MASK_ID0_CTRL</a>&#160;&#160;&#160;(0b00101010U)</td></tr>
<tr class="memdesc:a082730c1b770603024a9be263c016181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a082730c1b770603024a9be263c016181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1290fc887bd4795ed554d50c2a0d6300"><td class="memItemLeft" align="right" valign="top"><a id="a1290fc887bd4795ed554d50c2a0d6300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1290fc887bd4795ed554d50c2a0d6300">SBC_SWK_DLC_CTRL</a>&#160;&#160;&#160;(0b00101011U)</td></tr>
<tr class="memdesc:a1290fc887bd4795ed554d50c2a0d6300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a1290fc887bd4795ed554d50c2a0d6300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ec7878ea72e87d5af1639bb012ab52"><td class="memItemLeft" align="right" valign="top"><a id="ab1ec7878ea72e87d5af1639bb012ab52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab1ec7878ea72e87d5af1639bb012ab52">SBC_SWK_DATA7_CTRL</a>&#160;&#160;&#160;(0b00101100U)</td></tr>
<tr class="memdesc:ab1ec7878ea72e87d5af1639bb012ab52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:ab1ec7878ea72e87d5af1639bb012ab52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0afd9d08ad0cbda0da67ba244ef3f043"><td class="memItemLeft" align="right" valign="top"><a id="a0afd9d08ad0cbda0da67ba244ef3f043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0afd9d08ad0cbda0da67ba244ef3f043">SBC_SWK_DATA6_CTRL</a>&#160;&#160;&#160;(0b00101101U)</td></tr>
<tr class="memdesc:a0afd9d08ad0cbda0da67ba244ef3f043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a0afd9d08ad0cbda0da67ba244ef3f043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977c783d6fad1b6281cd7e34e9404a17"><td class="memItemLeft" align="right" valign="top"><a id="a977c783d6fad1b6281cd7e34e9404a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a977c783d6fad1b6281cd7e34e9404a17">SBC_SWK_DATA5_CTRL</a>&#160;&#160;&#160;(0b00101110U)</td></tr>
<tr class="memdesc:a977c783d6fad1b6281cd7e34e9404a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a977c783d6fad1b6281cd7e34e9404a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc481c7b7a2bb1e7ac36ac7fa1f1c73"><td class="memItemLeft" align="right" valign="top"><a id="afdc481c7b7a2bb1e7ac36ac7fa1f1c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#afdc481c7b7a2bb1e7ac36ac7fa1f1c73">SBC_SWK_DATA4_CTRL</a>&#160;&#160;&#160;(0b00101111U)</td></tr>
<tr class="memdesc:afdc481c7b7a2bb1e7ac36ac7fa1f1c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:afdc481c7b7a2bb1e7ac36ac7fa1f1c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abffd0ba7bb00f9bb90ff0f3b817eba81"><td class="memItemLeft" align="right" valign="top"><a id="abffd0ba7bb00f9bb90ff0f3b817eba81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abffd0ba7bb00f9bb90ff0f3b817eba81">SBC_SWK_DATA3_CTRL</a>&#160;&#160;&#160;(0b00110000U)</td></tr>
<tr class="memdesc:abffd0ba7bb00f9bb90ff0f3b817eba81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:abffd0ba7bb00f9bb90ff0f3b817eba81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95215fee4bf4880f45b19f444cc6357c"><td class="memItemLeft" align="right" valign="top"><a id="a95215fee4bf4880f45b19f444cc6357c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a95215fee4bf4880f45b19f444cc6357c">SBC_SWK_DATA2_CTRL</a>&#160;&#160;&#160;(0b00110001U)</td></tr>
<tr class="memdesc:a95215fee4bf4880f45b19f444cc6357c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a95215fee4bf4880f45b19f444cc6357c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4cbdaa8487a459a6b08d0b12511a6d"><td class="memItemLeft" align="right" valign="top"><a id="abb4cbdaa8487a459a6b08d0b12511a6d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abb4cbdaa8487a459a6b08d0b12511a6d">SBC_SWK_DATA1_CTRL</a>&#160;&#160;&#160;(0b00110010U)</td></tr>
<tr class="memdesc:abb4cbdaa8487a459a6b08d0b12511a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:abb4cbdaa8487a459a6b08d0b12511a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a670e4620fbc4fdd8ec3d1c63cf5a8e55"><td class="memItemLeft" align="right" valign="top"><a id="a670e4620fbc4fdd8ec3d1c63cf5a8e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a670e4620fbc4fdd8ec3d1c63cf5a8e55">SBC_SWK_DATA0_CTRL</a>&#160;&#160;&#160;(0b00110011U)</td></tr>
<tr class="memdesc:a670e4620fbc4fdd8ec3d1c63cf5a8e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a670e4620fbc4fdd8ec3d1c63cf5a8e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b74a2a211aacbba5e27951640ba924"><td class="memItemLeft" align="right" valign="top"><a id="a38b74a2a211aacbba5e27951640ba924"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a38b74a2a211aacbba5e27951640ba924">SBC_SWK_CAN_FD_CTRL</a>&#160;&#160;&#160;(0b00110100U)</td></tr>
<tr class="memdesc:a38b74a2a211aacbba5e27951640ba924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a38b74a2a211aacbba5e27951640ba924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae525c92261317e98e507df403d1fb03f"><td class="memItemLeft" align="right" valign="top"><a id="ae525c92261317e98e507df403d1fb03f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae525c92261317e98e507df403d1fb03f">SBC_SWK_OSC_TRIM_CTRL</a>&#160;&#160;&#160;(0b00111000U)</td></tr>
<tr class="memdesc:ae525c92261317e98e507df403d1fb03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:ae525c92261317e98e507df403d1fb03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b5ddc56211fcba0bc0d4bf31bb0d8a"><td class="memItemLeft" align="right" valign="top"><a id="a06b5ddc56211fcba0bc0d4bf31bb0d8a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a06b5ddc56211fcba0bc0d4bf31bb0d8a">SBC_SWK_OPT_CTRL</a>&#160;&#160;&#160;(0b00111001U)</td></tr>
<tr class="memdesc:a06b5ddc56211fcba0bc0d4bf31bb0d8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a06b5ddc56211fcba0bc0d4bf31bb0d8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c21dc9407b588b31c8bb6c1b2c79c6"><td class="memItemLeft" align="right" valign="top"><a id="a10c21dc9407b588b31c8bb6c1b2c79c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a10c21dc9407b588b31c8bb6c1b2c79c6">SBC_SWK_OSC_CAL_H_STAT</a>&#160;&#160;&#160;(0b00111010U)</td></tr>
<tr class="memdesc:a10c21dc9407b588b31c8bb6c1b2c79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a10c21dc9407b588b31c8bb6c1b2c79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a105debf7eea9b9542c7a1cf2ad5a45"><td class="memItemLeft" align="right" valign="top"><a id="a0a105debf7eea9b9542c7a1cf2ad5a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0a105debf7eea9b9542c7a1cf2ad5a45">SBC_SWK_OSC_CAL_L_STAT</a>&#160;&#160;&#160;(0b00111011U)</td></tr>
<tr class="memdesc:a0a105debf7eea9b9542c7a1cf2ad5a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a0a105debf7eea9b9542c7a1cf2ad5a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8e91f6388e181c7a8f816fb6062a80"><td class="memItemLeft" align="right" valign="top"><a id="a4d8e91f6388e181c7a8f816fb6062a80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a4d8e91f6388e181c7a8f816fb6062a80">SBC_SWK_CDR_CTRL1</a>&#160;&#160;&#160;(0b00111100U)</td></tr>
<tr class="memdesc:a4d8e91f6388e181c7a8f816fb6062a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a4d8e91f6388e181c7a8f816fb6062a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d434740a595ba6d1a393559bf96881"><td class="memItemLeft" align="right" valign="top"><a id="a41d434740a595ba6d1a393559bf96881"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a41d434740a595ba6d1a393559bf96881">SBC_SWK_CDR_CTRL2</a>&#160;&#160;&#160;(0b00111101U)</td></tr>
<tr class="memdesc:a41d434740a595ba6d1a393559bf96881"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:a41d434740a595ba6d1a393559bf96881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93e7a1eb698b51d2eacafc18c128889"><td class="memItemLeft" align="right" valign="top"><a id="ab93e7a1eb698b51d2eacafc18c128889"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab93e7a1eb698b51d2eacafc18c128889">SBC_SWK_CDR_LIMIT_HIGH_CTRL</a>&#160;&#160;&#160;(0b00111110U)</td></tr>
<tr class="memdesc:ab93e7a1eb698b51d2eacafc18c128889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:ab93e7a1eb698b51d2eacafc18c128889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac66a8ae9b5d6a4d3323a0132074dc86d"><td class="memItemLeft" align="right" valign="top"><a id="ac66a8ae9b5d6a4d3323a0132074dc86d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ac66a8ae9b5d6a4d3323a0132074dc86d">SBC_SWK_CDR_LIMIT_LOW_CTRL</a>&#160;&#160;&#160;(0b00111111U)</td></tr>
<tr class="memdesc:ac66a8ae9b5d6a4d3323a0132074dc86d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register address. <br /></td></tr>
<tr class="separator:ac66a8ae9b5d6a4d3323a0132074dc86d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7bda5972607a1efec1451485a198d6"><td class="memItemLeft" align="right" valign="top"><a id="a5c7bda5972607a1efec1451485a198d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5c7bda5972607a1efec1451485a198d6">SBC_SUP_STAT_1</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a5c7bda5972607a1efec1451485a198d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:a5c7bda5972607a1efec1451485a198d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf06305a62d2dfc4942d14dd1d0a64f0"><td class="memItemLeft" align="right" valign="top"><a id="aaf06305a62d2dfc4942d14dd1d0a64f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aaf06305a62d2dfc4942d14dd1d0a64f0">SBC_SUP_STAT_0</a>&#160;&#160;&#160;(0b01000001U)</td></tr>
<tr class="memdesc:aaf06305a62d2dfc4942d14dd1d0a64f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:aaf06305a62d2dfc4942d14dd1d0a64f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0fcff11d1ff3890e48cc91e7fced68"><td class="memItemLeft" align="right" valign="top"><a id="a0d0fcff11d1ff3890e48cc91e7fced68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0d0fcff11d1ff3890e48cc91e7fced68">SBC_THERM_STAT</a>&#160;&#160;&#160;(0b01000010U)</td></tr>
<tr class="memdesc:a0d0fcff11d1ff3890e48cc91e7fced68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:a0d0fcff11d1ff3890e48cc91e7fced68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26feddd47657ce67a5f70f73b62cfa2"><td class="memItemLeft" align="right" valign="top"><a id="af26feddd47657ce67a5f70f73b62cfa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af26feddd47657ce67a5f70f73b62cfa2">SBC_DEV_STAT</a>&#160;&#160;&#160;(0b01000011U)</td></tr>
<tr class="memdesc:af26feddd47657ce67a5f70f73b62cfa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:af26feddd47657ce67a5f70f73b62cfa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af52f2f624282b5c3b6a0c9c691926c7c"><td class="memItemLeft" align="right" valign="top"><a id="af52f2f624282b5c3b6a0c9c691926c7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af52f2f624282b5c3b6a0c9c691926c7c">SBC_BUS_STAT</a>&#160;&#160;&#160;(0b01000100U)</td></tr>
<tr class="memdesc:af52f2f624282b5c3b6a0c9c691926c7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:af52f2f624282b5c3b6a0c9c691926c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db6b7adc232064373df8de7915f1999"><td class="memItemLeft" align="right" valign="top"><a id="a8db6b7adc232064373df8de7915f1999"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8db6b7adc232064373df8de7915f1999">SBC_WK_STAT_0</a>&#160;&#160;&#160;(0b01000110U)</td></tr>
<tr class="memdesc:a8db6b7adc232064373df8de7915f1999"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:a8db6b7adc232064373df8de7915f1999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af243b57e9097477c2330bc2b1611f68e"><td class="memItemLeft" align="right" valign="top"><a id="af243b57e9097477c2330bc2b1611f68e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af243b57e9097477c2330bc2b1611f68e">SBC_WK_STAT_1</a>&#160;&#160;&#160;(0b01000111U)</td></tr>
<tr class="memdesc:af243b57e9097477c2330bc2b1611f68e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:af243b57e9097477c2330bc2b1611f68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d52f9d4a83a7729265003c61b0b1b30"><td class="memItemLeft" align="right" valign="top"><a id="a3d52f9d4a83a7729265003c61b0b1b30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3d52f9d4a83a7729265003c61b0b1b30">SBC_WK_LVL_STAT</a>&#160;&#160;&#160;(0b01001000U)</td></tr>
<tr class="memdesc:a3d52f9d4a83a7729265003c61b0b1b30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:a3d52f9d4a83a7729265003c61b0b1b30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa1543cf8c9c5f66f2a5a6912a37022"><td class="memItemLeft" align="right" valign="top"><a id="aeaa1543cf8c9c5f66f2a5a6912a37022"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aeaa1543cf8c9c5f66f2a5a6912a37022">SBC_GPIO_OC_STAT</a>&#160;&#160;&#160;(0b01010100U)</td></tr>
<tr class="memdesc:aeaa1543cf8c9c5f66f2a5a6912a37022"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:aeaa1543cf8c9c5f66f2a5a6912a37022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039904e47a3a7b55da09074945f829c7"><td class="memItemLeft" align="right" valign="top"><a id="a039904e47a3a7b55da09074945f829c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a039904e47a3a7b55da09074945f829c7">SBC_GPIO_OL_STAT</a>&#160;&#160;&#160;(0b01010101U)</td></tr>
<tr class="memdesc:a039904e47a3a7b55da09074945f829c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status register address. <br /></td></tr>
<tr class="separator:a039904e47a3a7b55da09074945f829c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a515e1dfefe1faf840c57f9812350e880"><td class="memItemLeft" align="right" valign="top"><a id="a515e1dfefe1faf840c57f9812350e880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a515e1dfefe1faf840c57f9812350e880">SBC_SWK_STAT</a>&#160;&#160;&#160;(0b01110000U)</td></tr>
<tr class="memdesc:a515e1dfefe1faf840c57f9812350e880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register address. <br /></td></tr>
<tr class="separator:a515e1dfefe1faf840c57f9812350e880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca0bdc2fcf6959f2d94032578aaf89a"><td class="memItemLeft" align="right" valign="top"><a id="a6ca0bdc2fcf6959f2d94032578aaf89a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6ca0bdc2fcf6959f2d94032578aaf89a">SBC_SWK_ECNT_STAT</a>&#160;&#160;&#160;(0b01110001U)</td></tr>
<tr class="memdesc:a6ca0bdc2fcf6959f2d94032578aaf89a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register address. <br /></td></tr>
<tr class="separator:a6ca0bdc2fcf6959f2d94032578aaf89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e9b190c52b90b799d86e88f50d039a"><td class="memItemLeft" align="right" valign="top"><a id="ae2e9b190c52b90b799d86e88f50d039a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae2e9b190c52b90b799d86e88f50d039a">SBC_SWK_CDR_STAT1</a>&#160;&#160;&#160;(0b01110010U)</td></tr>
<tr class="memdesc:ae2e9b190c52b90b799d86e88f50d039a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register address. <br /></td></tr>
<tr class="separator:ae2e9b190c52b90b799d86e88f50d039a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a324692eeef6a72eb5535dfa52cb458"><td class="memItemLeft" align="right" valign="top"><a id="a7a324692eeef6a72eb5535dfa52cb458"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7a324692eeef6a72eb5535dfa52cb458">SBC_SWK_CDR_STAT2</a>&#160;&#160;&#160;(0b01110011U)</td></tr>
<tr class="memdesc:a7a324692eeef6a72eb5535dfa52cb458"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register address. <br /></td></tr>
<tr class="separator:a7a324692eeef6a72eb5535dfa52cb458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad371be0236348e061af7d7a538c6e263"><td class="memItemLeft" align="right" valign="top"><a id="ad371be0236348e061af7d7a538c6e263"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad371be0236348e061af7d7a538c6e263">SBC_FAM_PROD_STAT</a>&#160;&#160;&#160;(0b01111110U)</td></tr>
<tr class="memdesc:ad371be0236348e061af7d7a538c6e263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register address. <br /></td></tr>
<tr class="separator:ad371be0236348e061af7d7a538c6e263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae84865e08ddd2ba02468c8f3a2ec1de1"><td class="memItemLeft" align="right" valign="top"><a id="ae84865e08ddd2ba02468c8f3a2ec1de1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae84865e08ddd2ba02468c8f3a2ec1de1">SBC_M_S_CTRL_MODE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ae84865e08ddd2ba02468c8f3a2ec1de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ae84865e08ddd2ba02468c8f3a2ec1de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8338c8ca4c75f2c9326701cf46d20292"><td class="memItemLeft" align="right" valign="top"><a id="a8338c8ca4c75f2c9326701cf46d20292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8338c8ca4c75f2c9326701cf46d20292">SBC_M_S_CTRL_MODE_Msk</a>&#160;&#160;&#160;(0b11000000U)</td></tr>
<tr class="memdesc:a8338c8ca4c75f2c9326701cf46d20292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a8338c8ca4c75f2c9326701cf46d20292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f82dad8aaf2c0ac73a5e7adcaf37bc"><td class="memItemLeft" align="right" valign="top"><a id="a12f82dad8aaf2c0ac73a5e7adcaf37bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a12f82dad8aaf2c0ac73a5e7adcaf37bc">SBC_M_S_CTRL_VCC2_ON_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a12f82dad8aaf2c0ac73a5e7adcaf37bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a12f82dad8aaf2c0ac73a5e7adcaf37bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0cf34867553352f30920557d883f251"><td class="memItemLeft" align="right" valign="top"><a id="ae0cf34867553352f30920557d883f251"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae0cf34867553352f30920557d883f251">SBC_M_S_CTRL_VCC2_ON_Msk</a>&#160;&#160;&#160;(0b00011000U)</td></tr>
<tr class="memdesc:ae0cf34867553352f30920557d883f251"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:ae0cf34867553352f30920557d883f251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06bd4a28560bb7c5b5b6a2b6b56d75e2"><td class="memItemLeft" align="right" valign="top"><a id="a06bd4a28560bb7c5b5b6a2b6b56d75e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a06bd4a28560bb7c5b5b6a2b6b56d75e2">SBC_M_S_CTRL_VCC1_OV_RST_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a06bd4a28560bb7c5b5b6a2b6b56d75e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a06bd4a28560bb7c5b5b6a2b6b56d75e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd051b2bb40c439ae5e8e439d69ffb0"><td class="memItemLeft" align="right" valign="top"><a id="afcd051b2bb40c439ae5e8e439d69ffb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#afcd051b2bb40c439ae5e8e439d69ffb0">SBC_M_S_CTRL_VCC1_OV_RST_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:afcd051b2bb40c439ae5e8e439d69ffb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:afcd051b2bb40c439ae5e8e439d69ffb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f19b6138994733116b0b8e8cba6f318"><td class="memItemLeft" align="right" valign="top"><a id="a9f19b6138994733116b0b8e8cba6f318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9f19b6138994733116b0b8e8cba6f318">SBC_M_S_CTRL_VCC1_RT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a9f19b6138994733116b0b8e8cba6f318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a9f19b6138994733116b0b8e8cba6f318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03064a9859a3becafb0dbf3416ef9af7"><td class="memItemLeft" align="right" valign="top"><a id="a03064a9859a3becafb0dbf3416ef9af7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a03064a9859a3becafb0dbf3416ef9af7">SBC_M_S_CTRL_VCC1_RT_Msk</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:a03064a9859a3becafb0dbf3416ef9af7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a03064a9859a3becafb0dbf3416ef9af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318da7654fcc2f184ca64446e50e9a34"><td class="memItemLeft" align="right" valign="top"><a id="a318da7654fcc2f184ca64446e50e9a34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a318da7654fcc2f184ca64446e50e9a34">SBC_HW_CTRL_0_SOFT_RESET_RST_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a318da7654fcc2f184ca64446e50e9a34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a318da7654fcc2f184ca64446e50e9a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21797f18816701a8b6472a4b2fbc3980"><td class="memItemLeft" align="right" valign="top"><a id="a21797f18816701a8b6472a4b2fbc3980"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a21797f18816701a8b6472a4b2fbc3980">SBC_HW_CTRL_0_SOFT_RESET_RST_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a21797f18816701a8b6472a4b2fbc3980"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a21797f18816701a8b6472a4b2fbc3980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9b286c7dc5c239344fee86675bd0bd"><td class="memItemLeft" align="right" valign="top"><a id="aff9b286c7dc5c239344fee86675bd0bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aff9b286c7dc5c239344fee86675bd0bd">SBC_HW_CTRL_0_FO_ON_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:aff9b286c7dc5c239344fee86675bd0bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:aff9b286c7dc5c239344fee86675bd0bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1417c35cce467837b47b7f7ff091606c"><td class="memItemLeft" align="right" valign="top"><a id="a1417c35cce467837b47b7f7ff091606c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1417c35cce467837b47b7f7ff091606c">SBC_HW_CTRL_0_FO_ON_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:a1417c35cce467837b47b7f7ff091606c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a1417c35cce467837b47b7f7ff091606c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a039bc48ffde22f708e7c8b636db51a55"><td class="memItemLeft" align="right" valign="top"><a id="a039bc48ffde22f708e7c8b636db51a55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a039bc48ffde22f708e7c8b636db51a55">SBC_HW_CTRL_0_CP_EN_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a039bc48ffde22f708e7c8b636db51a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a039bc48ffde22f708e7c8b636db51a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd815b3709f31c7d463946e9cf96b65"><td class="memItemLeft" align="right" valign="top"><a id="a6bd815b3709f31c7d463946e9cf96b65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6bd815b3709f31c7d463946e9cf96b65">SBC_HW_CTRL_0_CP_EN_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:a6bd815b3709f31c7d463946e9cf96b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a6bd815b3709f31c7d463946e9cf96b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88be792cfee409b92bcff872bdd5231f"><td class="memItemLeft" align="right" valign="top"><a id="a88be792cfee409b92bcff872bdd5231f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a88be792cfee409b92bcff872bdd5231f">SBC_HW_CTRL_0_CFG1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a88be792cfee409b92bcff872bdd5231f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a88be792cfee409b92bcff872bdd5231f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea56e4c125e63ebca3bd9e5db80af3be"><td class="memItemLeft" align="right" valign="top"><a id="aea56e4c125e63ebca3bd9e5db80af3be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aea56e4c125e63ebca3bd9e5db80af3be">SBC_HW_CTRL_0_CFG1_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:aea56e4c125e63ebca3bd9e5db80af3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:aea56e4c125e63ebca3bd9e5db80af3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac391466be0cb1bc31ff57460b1f8801b"><td class="memItemLeft" align="right" valign="top"><a id="ac391466be0cb1bc31ff57460b1f8801b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ac391466be0cb1bc31ff57460b1f8801b">SBC_WD_CTRL_CHECKSUM_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ac391466be0cb1bc31ff57460b1f8801b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ac391466be0cb1bc31ff57460b1f8801b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3da46c776dd261cd48276a1f78de9c"><td class="memItemLeft" align="right" valign="top"><a id="aeb3da46c776dd261cd48276a1f78de9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aeb3da46c776dd261cd48276a1f78de9c">SBC_WD_CTRL_CHECKSUM_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:aeb3da46c776dd261cd48276a1f78de9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:aeb3da46c776dd261cd48276a1f78de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4eb133c05a4217fabf8cbcb266f1a3"><td class="memItemLeft" align="right" valign="top"><a id="a5c4eb133c05a4217fabf8cbcb266f1a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5c4eb133c05a4217fabf8cbcb266f1a3">SBC_WD_CTRL_WD_STM_EN_0_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a5c4eb133c05a4217fabf8cbcb266f1a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a5c4eb133c05a4217fabf8cbcb266f1a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9cc1d4d2cf8f83e7a96421919710bb2"><td class="memItemLeft" align="right" valign="top"><a id="ab9cc1d4d2cf8f83e7a96421919710bb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab9cc1d4d2cf8f83e7a96421919710bb2">SBC_WD_CTRL_WD_STM_EN_0_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:ab9cc1d4d2cf8f83e7a96421919710bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:ab9cc1d4d2cf8f83e7a96421919710bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace21465abb683509b0ad8ca6f77eadef"><td class="memItemLeft" align="right" valign="top"><a id="ace21465abb683509b0ad8ca6f77eadef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ace21465abb683509b0ad8ca6f77eadef">SBC_WD_CTRL_WD_WIN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ace21465abb683509b0ad8ca6f77eadef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ace21465abb683509b0ad8ca6f77eadef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe3bf95e47c3d3ce78a0891b49dacac2"><td class="memItemLeft" align="right" valign="top"><a id="afe3bf95e47c3d3ce78a0891b49dacac2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#afe3bf95e47c3d3ce78a0891b49dacac2">SBC_WD_CTRL_WD_WIN_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:afe3bf95e47c3d3ce78a0891b49dacac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:afe3bf95e47c3d3ce78a0891b49dacac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76dbf0cb6e3ea8ba5b1ddd9d5d49e1e3"><td class="memItemLeft" align="right" valign="top"><a id="a76dbf0cb6e3ea8ba5b1ddd9d5d49e1e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a76dbf0cb6e3ea8ba5b1ddd9d5d49e1e3">SBC_WD_CTRL_WD_EN_WK_BUS_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a76dbf0cb6e3ea8ba5b1ddd9d5d49e1e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a76dbf0cb6e3ea8ba5b1ddd9d5d49e1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139ebb50cb522a7c1b379f064a7143de"><td class="memItemLeft" align="right" valign="top"><a id="a139ebb50cb522a7c1b379f064a7143de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a139ebb50cb522a7c1b379f064a7143de">SBC_WD_CTRL_WD_EN_WK_BUS_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:a139ebb50cb522a7c1b379f064a7143de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a139ebb50cb522a7c1b379f064a7143de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5cb28fa3cbb4fc63d85c56cecb5245c"><td class="memItemLeft" align="right" valign="top"><a id="ad5cb28fa3cbb4fc63d85c56cecb5245c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad5cb28fa3cbb4fc63d85c56cecb5245c">SBC_WD_CTRL_WD_TIMER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ad5cb28fa3cbb4fc63d85c56cecb5245c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ad5cb28fa3cbb4fc63d85c56cecb5245c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9831fea6462025640fbef4b69b483030"><td class="memItemLeft" align="right" valign="top"><a id="a9831fea6462025640fbef4b69b483030"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9831fea6462025640fbef4b69b483030">SBC_WD_CTRL_WD_TIMER_Msk</a>&#160;&#160;&#160;(0b00000111U)</td></tr>
<tr class="memdesc:a9831fea6462025640fbef4b69b483030"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a9831fea6462025640fbef4b69b483030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482c798a6f84b5da0aa3c719135c2b4e"><td class="memItemLeft" align="right" valign="top"><a id="a482c798a6f84b5da0aa3c719135c2b4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a482c798a6f84b5da0aa3c719135c2b4e">SBC_BUS_CTRL_0_CAN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a482c798a6f84b5da0aa3c719135c2b4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a482c798a6f84b5da0aa3c719135c2b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b3e00c1e77446f4422d8b55f1f07dd"><td class="memItemLeft" align="right" valign="top"><a id="a83b3e00c1e77446f4422d8b55f1f07dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a83b3e00c1e77446f4422d8b55f1f07dd">SBC_BUS_CTRL_0_CAN_Msk</a>&#160;&#160;&#160;(0b00000111U)</td></tr>
<tr class="memdesc:a83b3e00c1e77446f4422d8b55f1f07dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a83b3e00c1e77446f4422d8b55f1f07dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12e064672eb14b10d916fedbe8efe07a"><td class="memItemLeft" align="right" valign="top"><a id="a12e064672eb14b10d916fedbe8efe07a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a12e064672eb14b10d916fedbe8efe07a">SBC_WK_CTRL_0_TIMER_WK_EN_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a12e064672eb14b10d916fedbe8efe07a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a12e064672eb14b10d916fedbe8efe07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa580a4b594da141e637682e949db3d9"><td class="memItemLeft" align="right" valign="top"><a id="aaa580a4b594da141e637682e949db3d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aaa580a4b594da141e637682e949db3d9">SBC_WK_CTRL_0_TIMER_WK_EN_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:aaa580a4b594da141e637682e949db3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:aaa580a4b594da141e637682e949db3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08904e1145a9ffbfdc4fcb887fd73a0b"><td class="memItemLeft" align="right" valign="top"><a id="a08904e1145a9ffbfdc4fcb887fd73a0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a08904e1145a9ffbfdc4fcb887fd73a0b">SBC_WK_CTRL_0_WD_STM_EN_1_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a08904e1145a9ffbfdc4fcb887fd73a0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a08904e1145a9ffbfdc4fcb887fd73a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ee8e512005dc02bb6f51e523181d976"><td class="memItemLeft" align="right" valign="top"><a id="a0ee8e512005dc02bb6f51e523181d976"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0ee8e512005dc02bb6f51e523181d976">SBC_WK_CTRL_0_WD_STM_EN_1_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:a0ee8e512005dc02bb6f51e523181d976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a0ee8e512005dc02bb6f51e523181d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35896d8f802f1899a8f958fcbe4c75c"><td class="memItemLeft" align="right" valign="top"><a id="ad35896d8f802f1899a8f958fcbe4c75c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad35896d8f802f1899a8f958fcbe4c75c">SBC_WK_CTRL_1_INT_GLOBAL_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:ad35896d8f802f1899a8f958fcbe4c75c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ad35896d8f802f1899a8f958fcbe4c75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce44e5ac48c5d6cb0c1ca3c7b06279f"><td class="memItemLeft" align="right" valign="top"><a id="a7ce44e5ac48c5d6cb0c1ca3c7b06279f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7ce44e5ac48c5d6cb0c1ca3c7b06279f">SBC_WK_CTRL_1_INT_GLOBAL_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:a7ce44e5ac48c5d6cb0c1ca3c7b06279f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a7ce44e5ac48c5d6cb0c1ca3c7b06279f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1858ada25b286c90e5e8e6f4becccdd2"><td class="memItemLeft" align="right" valign="top"><a id="a1858ada25b286c90e5e8e6f4becccdd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1858ada25b286c90e5e8e6f4becccdd2">SBC_WK_CTRL_1_WK_MEAS_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a1858ada25b286c90e5e8e6f4becccdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a1858ada25b286c90e5e8e6f4becccdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7b934d6b712ee7b9a86de416906e6bd"><td class="memItemLeft" align="right" valign="top"><a id="aa7b934d6b712ee7b9a86de416906e6bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa7b934d6b712ee7b9a86de416906e6bd">SBC_WK_CTRL_1_WK_MEAS_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:aa7b934d6b712ee7b9a86de416906e6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:aa7b934d6b712ee7b9a86de416906e6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed0a0fcf4db648f8e626af790a9210b1"><td class="memItemLeft" align="right" valign="top"><a id="aed0a0fcf4db648f8e626af790a9210b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aed0a0fcf4db648f8e626af790a9210b1">SBC_WK_CTRL_1_WK_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aed0a0fcf4db648f8e626af790a9210b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:aed0a0fcf4db648f8e626af790a9210b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67bf810ed6cae4937a2cd12b82a558f0"><td class="memItemLeft" align="right" valign="top"><a id="a67bf810ed6cae4937a2cd12b82a558f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a67bf810ed6cae4937a2cd12b82a558f0">SBC_WK_CTRL_1_WK_EN_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a67bf810ed6cae4937a2cd12b82a558f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a67bf810ed6cae4937a2cd12b82a558f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4601d3a1ad716c9c459ea85802edfcf"><td class="memItemLeft" align="right" valign="top"><a id="ae4601d3a1ad716c9c459ea85802edfcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae4601d3a1ad716c9c459ea85802edfcf">SBC_WK_PUPD_CTRL_GPIO_WK_PUPD_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ae4601d3a1ad716c9c459ea85802edfcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ae4601d3a1ad716c9c459ea85802edfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488f7df50bd5f607d8ffee302a12297f"><td class="memItemLeft" align="right" valign="top"><a id="a488f7df50bd5f607d8ffee302a12297f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a488f7df50bd5f607d8ffee302a12297f">SBC_WK_PUPD_CTRL_GPIO_WK_PUPD_Msk</a>&#160;&#160;&#160;(0b11000000U)</td></tr>
<tr class="memdesc:a488f7df50bd5f607d8ffee302a12297f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a488f7df50bd5f607d8ffee302a12297f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb7f4b22d92b7d22a3e2cae44bbcbf5a"><td class="memItemLeft" align="right" valign="top"><a id="acb7f4b22d92b7d22a3e2cae44bbcbf5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#acb7f4b22d92b7d22a3e2cae44bbcbf5a">SBC_WK_PUPD_CTRL_WK_PUPD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:acb7f4b22d92b7d22a3e2cae44bbcbf5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:acb7f4b22d92b7d22a3e2cae44bbcbf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d4914e3e5f7c8e9caaa56a5aac86ba1"><td class="memItemLeft" align="right" valign="top"><a id="a1d4914e3e5f7c8e9caaa56a5aac86ba1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1d4914e3e5f7c8e9caaa56a5aac86ba1">SBC_WK_PUPD_CTRL_WK_PUPD_Msk</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:a1d4914e3e5f7c8e9caaa56a5aac86ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a1d4914e3e5f7c8e9caaa56a5aac86ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292f03381a315ecf852811f314e6e938"><td class="memItemLeft" align="right" valign="top"><a id="a292f03381a315ecf852811f314e6e938"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a292f03381a315ecf852811f314e6e938">SBC_BUS_CTRL_3_CAN_FLASH_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a292f03381a315ecf852811f314e6e938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a292f03381a315ecf852811f314e6e938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7847801c120254269a7741ab95367f"><td class="memItemLeft" align="right" valign="top"><a id="ade7847801c120254269a7741ab95367f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ade7847801c120254269a7741ab95367f">SBC_BUS_CTRL_3_CAN_FLASH_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:ade7847801c120254269a7741ab95367f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:ade7847801c120254269a7741ab95367f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a58b1646157bacf7f2604864977f2d8"><td class="memItemLeft" align="right" valign="top"><a id="a8a58b1646157bacf7f2604864977f2d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8a58b1646157bacf7f2604864977f2d8">SBC_TIMER_CTRL_TIMER_ON_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a8a58b1646157bacf7f2604864977f2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a8a58b1646157bacf7f2604864977f2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ad693eec3af00251a0d2d762ce9691"><td class="memItemLeft" align="right" valign="top"><a id="a03ad693eec3af00251a0d2d762ce9691"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a03ad693eec3af00251a0d2d762ce9691">SBC_TIMER_CTRL_TIMER_ON_Msk</a>&#160;&#160;&#160;(0b01110000U)</td></tr>
<tr class="memdesc:a03ad693eec3af00251a0d2d762ce9691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a03ad693eec3af00251a0d2d762ce9691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9525faceb93670c15aeebe46ff47ebcb"><td class="memItemLeft" align="right" valign="top"><a id="a9525faceb93670c15aeebe46ff47ebcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9525faceb93670c15aeebe46ff47ebcb">SBC_TIMER_CTRL_TIMER_PER_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a9525faceb93670c15aeebe46ff47ebcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a9525faceb93670c15aeebe46ff47ebcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa9232d587d909063f152ca2922fb14"><td class="memItemLeft" align="right" valign="top"><a id="a2aa9232d587d909063f152ca2922fb14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2aa9232d587d909063f152ca2922fb14">SBC_TIMER_CTRL_TIMER_PER_Msk</a>&#160;&#160;&#160;(0b00001111U)</td></tr>
<tr class="memdesc:a2aa9232d587d909063f152ca2922fb14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a2aa9232d587d909063f152ca2922fb14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb24fd1094222d73f0b3655e5b9db281"><td class="memItemLeft" align="right" valign="top"><a id="aeb24fd1094222d73f0b3655e5b9db281"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aeb24fd1094222d73f0b3655e5b9db281">SBC_HW_CTRL_1_RSTN_HYS_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:aeb24fd1094222d73f0b3655e5b9db281"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:aeb24fd1094222d73f0b3655e5b9db281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04be38399f8f97a18d6c4df41adc94a6"><td class="memItemLeft" align="right" valign="top"><a id="a04be38399f8f97a18d6c4df41adc94a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a04be38399f8f97a18d6c4df41adc94a6">SBC_HW_CTRL_1_RSTN_HYS_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:a04be38399f8f97a18d6c4df41adc94a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a04be38399f8f97a18d6c4df41adc94a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab93915efbec62915fbeb273b028894f7"><td class="memItemLeft" align="right" valign="top"><a id="ab93915efbec62915fbeb273b028894f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab93915efbec62915fbeb273b028894f7">SBC_HW_CTRL_1_TSD2_DEL_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ab93915efbec62915fbeb273b028894f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ab93915efbec62915fbeb273b028894f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3f6c067ee12fb4f44bf342f6e28673"><td class="memItemLeft" align="right" valign="top"><a id="a9c3f6c067ee12fb4f44bf342f6e28673"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9c3f6c067ee12fb4f44bf342f6e28673">SBC_HW_CTRL_1_TSD2_DEL_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:a9c3f6c067ee12fb4f44bf342f6e28673"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a9c3f6c067ee12fb4f44bf342f6e28673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47e0f17833e83273ec8b357c9aa0191"><td class="memItemLeft" align="right" valign="top"><a id="ad47e0f17833e83273ec8b357c9aa0191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad47e0f17833e83273ec8b357c9aa0191">SBC_HW_CTRL_1_RSTN_DEL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ad47e0f17833e83273ec8b357c9aa0191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ad47e0f17833e83273ec8b357c9aa0191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10b8043e1cab4e77db78ab1a52dc83f"><td class="memItemLeft" align="right" valign="top"><a id="ae10b8043e1cab4e77db78ab1a52dc83f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae10b8043e1cab4e77db78ab1a52dc83f">SBC_HW_CTRL_1_RSTN_DEL_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:ae10b8043e1cab4e77db78ab1a52dc83f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:ae10b8043e1cab4e77db78ab1a52dc83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87d4b7bab67334956b45777c2a396724"><td class="memItemLeft" align="right" valign="top"><a id="a87d4b7bab67334956b45777c2a396724"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a87d4b7bab67334956b45777c2a396724">SBC_HW_CTRL_1_CFG_LOCK_0_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a87d4b7bab67334956b45777c2a396724"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a87d4b7bab67334956b45777c2a396724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ba8295aef769e51f5ace0d43ac445d0"><td class="memItemLeft" align="right" valign="top"><a id="a2ba8295aef769e51f5ace0d43ac445d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2ba8295aef769e51f5ace0d43ac445d0">SBC_HW_CTRL_1_CFG_LOCK_0_Msk</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:a2ba8295aef769e51f5ace0d43ac445d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a2ba8295aef769e51f5ace0d43ac445d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4a45a28951f621ebe2f4568e6e5736"><td class="memItemLeft" align="right" valign="top"><a id="a4a4a45a28951f621ebe2f4568e6e5736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a4a4a45a28951f621ebe2f4568e6e5736">SBC_HW_CTRL_2_2MHZ_FREQ_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a4a4a45a28951f621ebe2f4568e6e5736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a4a4a45a28951f621ebe2f4568e6e5736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910d4974b8e101ef67e8475515138001"><td class="memItemLeft" align="right" valign="top"><a id="a910d4974b8e101ef67e8475515138001"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a910d4974b8e101ef67e8475515138001">SBC_HW_CTRL_2_2MHZ_FREQ_Msk</a>&#160;&#160;&#160;(0b11100000U)</td></tr>
<tr class="memdesc:a910d4974b8e101ef67e8475515138001"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a910d4974b8e101ef67e8475515138001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b6096ab524088cde93d66f2cc1e95ab"><td class="memItemLeft" align="right" valign="top"><a id="a1b6096ab524088cde93d66f2cc1e95ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1b6096ab524088cde93d66f2cc1e95ab">SBC_HW_CTRL_2_I_PEAK_TH_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a1b6096ab524088cde93d66f2cc1e95ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a1b6096ab524088cde93d66f2cc1e95ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05a1522f01640e825a9530b1e3ac366"><td class="memItemLeft" align="right" valign="top"><a id="aa05a1522f01640e825a9530b1e3ac366"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa05a1522f01640e825a9530b1e3ac366">SBC_HW_CTRL_2_I_PEAK_TH_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:aa05a1522f01640e825a9530b1e3ac366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:aa05a1522f01640e825a9530b1e3ac366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fbb8004a6bad3b78d9d97c614904321"><td class="memItemLeft" align="right" valign="top"><a id="a4fbb8004a6bad3b78d9d97c614904321"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a4fbb8004a6bad3b78d9d97c614904321">SBC_HW_CTRL_2_SS_MOD_FR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a4fbb8004a6bad3b78d9d97c614904321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a4fbb8004a6bad3b78d9d97c614904321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a72e08a6e422016e3e9fd671b97b3a"><td class="memItemLeft" align="right" valign="top"><a id="a24a72e08a6e422016e3e9fd671b97b3a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a24a72e08a6e422016e3e9fd671b97b3a">SBC_HW_CTRL_2_SS_MOD_FR_Msk</a>&#160;&#160;&#160;(0b00001100U)</td></tr>
<tr class="memdesc:a24a72e08a6e422016e3e9fd671b97b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a24a72e08a6e422016e3e9fd671b97b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761a79c1ee7e23419031f7275ebe38e2"><td class="memItemLeft" align="right" valign="top"><a id="a761a79c1ee7e23419031f7275ebe38e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a761a79c1ee7e23419031f7275ebe38e2">SBC_HW_CTRL_2_CFG_LOCK_1_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a761a79c1ee7e23419031f7275ebe38e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a761a79c1ee7e23419031f7275ebe38e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca7f32a480adcbbfb1d0698767b65a5"><td class="memItemLeft" align="right" valign="top"><a id="a6ca7f32a480adcbbfb1d0698767b65a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6ca7f32a480adcbbfb1d0698767b65a5">SBC_HW_CTRL_2_CFG_LOCK_1_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a6ca7f32a480adcbbfb1d0698767b65a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a6ca7f32a480adcbbfb1d0698767b65a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a204709b9744c132a3f6ef0f99d23c779"><td class="memItemLeft" align="right" valign="top"><a id="a204709b9744c132a3f6ef0f99d23c779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a204709b9744c132a3f6ef0f99d23c779">SBC_GPIO_CTRL_GPIO_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a204709b9744c132a3f6ef0f99d23c779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a204709b9744c132a3f6ef0f99d23c779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5ca62734de0b356503be55e1ea6b85"><td class="memItemLeft" align="right" valign="top"><a id="a7b5ca62734de0b356503be55e1ea6b85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7b5ca62734de0b356503be55e1ea6b85">SBC_GPIO_CTRL_GPIO_Msk</a>&#160;&#160;&#160;(0b00000111U)</td></tr>
<tr class="memdesc:a7b5ca62734de0b356503be55e1ea6b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a7b5ca62734de0b356503be55e1ea6b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ed305da08bf3afaa960ddd581818884"><td class="memItemLeft" align="right" valign="top"><a id="a1ed305da08bf3afaa960ddd581818884"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SBC_PWM_CTRL_PWM_DC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a1ed305da08bf3afaa960ddd581818884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6b34ef955f043660ce5782ebd36f2c"><td class="memItemLeft" align="right" valign="top"><a id="a0e6b34ef955f043660ce5782ebd36f2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SBC_PWM_CTRL_PWM_DC_Msk</b>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="separator:a0e6b34ef955f043660ce5782ebd36f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6bd1469be635b7b71d8fc9d1ae1969"><td class="memItemLeft" align="right" valign="top"><a id="a3b6bd1469be635b7b71d8fc9d1ae1969"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3b6bd1469be635b7b71d8fc9d1ae1969">SBC_PWM_FREQ_CTRL_PWM_FREQ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a3b6bd1469be635b7b71d8fc9d1ae1969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a3b6bd1469be635b7b71d8fc9d1ae1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1d15b385cf7c2a29c634a07f801334a"><td class="memItemLeft" align="right" valign="top"><a id="ab1d15b385cf7c2a29c634a07f801334a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab1d15b385cf7c2a29c634a07f801334a">SBC_PWM_FREQ_CTRL_PWM_FREQ_Msk</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:ab1d15b385cf7c2a29c634a07f801334a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:ab1d15b385cf7c2a29c634a07f801334a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a636b6b4775526e95a54f7f1f7bc31b34"><td class="memItemLeft" align="right" valign="top"><a id="a636b6b4775526e95a54f7f1f7bc31b34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a636b6b4775526e95a54f7f1f7bc31b34">SBC_HW_CTRL_3_TSD_THR_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a636b6b4775526e95a54f7f1f7bc31b34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a636b6b4775526e95a54f7f1f7bc31b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf386798d893dde162eea864d61c288d"><td class="memItemLeft" align="right" valign="top"><a id="abf386798d893dde162eea864d61c288d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abf386798d893dde162eea864d61c288d">SBC_HW_CTRL_3_TSD_THR_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:abf386798d893dde162eea864d61c288d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:abf386798d893dde162eea864d61c288d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d350c1d1d48740dd693068b5574366a"><td class="memItemLeft" align="right" valign="top"><a id="a7d350c1d1d48740dd693068b5574366a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7d350c1d1d48740dd693068b5574366a">SBC_HW_CTRL_3_ICC1_LIM_ADJ_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a7d350c1d1d48740dd693068b5574366a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a7d350c1d1d48740dd693068b5574366a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe3301017211eb437fa36152692b935"><td class="memItemLeft" align="right" valign="top"><a id="acfe3301017211eb437fa36152692b935"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#acfe3301017211eb437fa36152692b935">SBC_HW_CTRL_3_ICC1_LIM_ADJ_Msk</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:acfe3301017211eb437fa36152692b935"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:acfe3301017211eb437fa36152692b935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65c1bbd3e139ca267a53830a8ee90d24"><td class="memItemLeft" align="right" valign="top"><a id="a65c1bbd3e139ca267a53830a8ee90d24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a65c1bbd3e139ca267a53830a8ee90d24">SBC_SYS_STATUS_CTRL_0_SYS_STAT_L_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a65c1bbd3e139ca267a53830a8ee90d24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:a65c1bbd3e139ca267a53830a8ee90d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eaa8d30d43d9b1b33ab5929a0265bde"><td class="memItemLeft" align="right" valign="top"><a id="a0eaa8d30d43d9b1b33ab5929a0265bde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0eaa8d30d43d9b1b33ab5929a0265bde">SBC_SYS_STATUS_CTRL_0_SYS_STAT_L_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a0eaa8d30d43d9b1b33ab5929a0265bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a0eaa8d30d43d9b1b33ab5929a0265bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab077816bd5d76a00b1ade227bf8432af"><td class="memItemLeft" align="right" valign="top"><a id="ab077816bd5d76a00b1ade227bf8432af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab077816bd5d76a00b1ade227bf8432af">SBC_SYS_STATUS_CTRL_0_SYS_STAT_H_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ab077816bd5d76a00b1ade227bf8432af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit position. <br /></td></tr>
<tr class="separator:ab077816bd5d76a00b1ade227bf8432af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b4e550ca5b5b16977d3c70aef144ee"><td class="memItemLeft" align="right" valign="top"><a id="a42b4e550ca5b5b16977d3c70aef144ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a42b4e550ca5b5b16977d3c70aef144ee">SBC_SYS_STATUS_CTRL_0_SYS_STAT_H_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a42b4e550ca5b5b16977d3c70aef144ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register bit mask. <br /></td></tr>
<tr class="separator:a42b4e550ca5b5b16977d3c70aef144ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36af983a7ec9be7b105f84d9c7908ddc"><td class="memItemLeft" align="right" valign="top"><a id="a36af983a7ec9be7b105f84d9c7908ddc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a36af983a7ec9be7b105f84d9c7908ddc">SBC_SWK_CTRL_OSC_CAL_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a36af983a7ec9be7b105f84d9c7908ddc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a36af983a7ec9be7b105f84d9c7908ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86b1318d986f1c124aafb09c71598026"><td class="memItemLeft" align="right" valign="top"><a id="a86b1318d986f1c124aafb09c71598026"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a86b1318d986f1c124aafb09c71598026">SBC_SWK_CTRL_OSC_CAL_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:a86b1318d986f1c124aafb09c71598026"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a86b1318d986f1c124aafb09c71598026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52aa70659943888abbd3a9e591c6907"><td class="memItemLeft" align="right" valign="top"><a id="ae52aa70659943888abbd3a9e591c6907"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae52aa70659943888abbd3a9e591c6907">SBC_SWK_CTRL_TRIM_EN_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ae52aa70659943888abbd3a9e591c6907"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:ae52aa70659943888abbd3a9e591c6907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21c5357b3ca0f6e2f64cceecb272d4a"><td class="memItemLeft" align="right" valign="top"><a id="ac21c5357b3ca0f6e2f64cceecb272d4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ac21c5357b3ca0f6e2f64cceecb272d4a">SBC_SWK_CTRL_TRIM_EN_Msk</a>&#160;&#160;&#160;(0b01100000U)</td></tr>
<tr class="memdesc:ac21c5357b3ca0f6e2f64cceecb272d4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ac21c5357b3ca0f6e2f64cceecb272d4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f918cf06cc0dc5e2173802cd728567"><td class="memItemLeft" align="right" valign="top"><a id="ad3f918cf06cc0dc5e2173802cd728567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad3f918cf06cc0dc5e2173802cd728567">SBC_SWK_CTRL_CANTO_MASK_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ad3f918cf06cc0dc5e2173802cd728567"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:ad3f918cf06cc0dc5e2173802cd728567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee080e2bdf14328caf9f3d2fc2d68fc4"><td class="memItemLeft" align="right" valign="top"><a id="aee080e2bdf14328caf9f3d2fc2d68fc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aee080e2bdf14328caf9f3d2fc2d68fc4">SBC_SWK_CTRL_CANTO_MASK_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:aee080e2bdf14328caf9f3d2fc2d68fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:aee080e2bdf14328caf9f3d2fc2d68fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9a97eb3102c03497c681c768ad15e6"><td class="memItemLeft" align="right" valign="top"><a id="a5c9a97eb3102c03497c681c768ad15e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5c9a97eb3102c03497c681c768ad15e6">SBC_SWK_CTRL_CFG_VAL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a5c9a97eb3102c03497c681c768ad15e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a5c9a97eb3102c03497c681c768ad15e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e9088a59c3d8de6c4e872fd4c7fb30"><td class="memItemLeft" align="right" valign="top"><a id="ae7e9088a59c3d8de6c4e872fd4c7fb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae7e9088a59c3d8de6c4e872fd4c7fb30">SBC_SWK_CTRL_CFG_VAL_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:ae7e9088a59c3d8de6c4e872fd4c7fb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ae7e9088a59c3d8de6c4e872fd4c7fb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1538887d6f0dc7f99c2d8ffe548af0e6"><td class="memItemLeft" align="right" valign="top"><a id="a1538887d6f0dc7f99c2d8ffe548af0e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1538887d6f0dc7f99c2d8ffe548af0e6">SBC_SWK_BTL0_CTRL_TBIT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a1538887d6f0dc7f99c2d8ffe548af0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a1538887d6f0dc7f99c2d8ffe548af0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab748becf23673efeb15c82e865520666"><td class="memItemLeft" align="right" valign="top"><a id="ab748becf23673efeb15c82e865520666"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab748becf23673efeb15c82e865520666">SBC_SWK_BTL0_CTRL_TBIT_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:ab748becf23673efeb15c82e865520666"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ab748becf23673efeb15c82e865520666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7037092244eec125ff17f04da7565e4"><td class="memItemLeft" align="right" valign="top"><a id="af7037092244eec125ff17f04da7565e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af7037092244eec125ff17f04da7565e4">SBC_SWK_BTL1_CTRL_SP_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:af7037092244eec125ff17f04da7565e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:af7037092244eec125ff17f04da7565e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7315b116d1e4b32e19b492bc205945cc"><td class="memItemLeft" align="right" valign="top"><a id="a7315b116d1e4b32e19b492bc205945cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7315b116d1e4b32e19b492bc205945cc">SBC_SWK_BTL1_CTRL_SP_Msk</a>&#160;&#160;&#160;(0b00111111U)</td></tr>
<tr class="memdesc:a7315b116d1e4b32e19b492bc205945cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a7315b116d1e4b32e19b492bc205945cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7afca5c8ffdbb633188c58b44d685f4"><td class="memItemLeft" align="right" valign="top"><a id="aa7afca5c8ffdbb633188c58b44d685f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa7afca5c8ffdbb633188c58b44d685f4">SBC_SWK_ID3_CTRL_ID28_21_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aa7afca5c8ffdbb633188c58b44d685f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:aa7afca5c8ffdbb633188c58b44d685f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20fbecdc38b99a42e393e70010db9ec1"><td class="memItemLeft" align="right" valign="top"><a id="a20fbecdc38b99a42e393e70010db9ec1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a20fbecdc38b99a42e393e70010db9ec1">SBC_SWK_ID3_CTRL_ID28_21_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a20fbecdc38b99a42e393e70010db9ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a20fbecdc38b99a42e393e70010db9ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8a447d196a106d100c2ad0cc778be01"><td class="memItemLeft" align="right" valign="top"><a id="aa8a447d196a106d100c2ad0cc778be01"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa8a447d196a106d100c2ad0cc778be01">SBC_SWK_ID2_CTRL_ID20_13_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aa8a447d196a106d100c2ad0cc778be01"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:aa8a447d196a106d100c2ad0cc778be01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be007e374fcf59b5bfdf5f01072e982"><td class="memItemLeft" align="right" valign="top"><a id="a3be007e374fcf59b5bfdf5f01072e982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3be007e374fcf59b5bfdf5f01072e982">SBC_SWK_ID2_CTRL_ID20_13_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a3be007e374fcf59b5bfdf5f01072e982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a3be007e374fcf59b5bfdf5f01072e982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912a0d1ebc9a8d7ec283171c879c4599"><td class="memItemLeft" align="right" valign="top"><a id="a912a0d1ebc9a8d7ec283171c879c4599"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a912a0d1ebc9a8d7ec283171c879c4599">SBC_SWK_ID1_CTRL_ID12_5_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a912a0d1ebc9a8d7ec283171c879c4599"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a912a0d1ebc9a8d7ec283171c879c4599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a053a2a9f560361a30c35284788cb4b48"><td class="memItemLeft" align="right" valign="top"><a id="a053a2a9f560361a30c35284788cb4b48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a053a2a9f560361a30c35284788cb4b48">SBC_SWK_ID1_CTRL_ID12_5_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a053a2a9f560361a30c35284788cb4b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a053a2a9f560361a30c35284788cb4b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c38e2b577520383dcdbca56b021958"><td class="memItemLeft" align="right" valign="top"><a id="a41c38e2b577520383dcdbca56b021958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a41c38e2b577520383dcdbca56b021958">SBC_SWK_ID0_CTRL_ID4_0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a41c38e2b577520383dcdbca56b021958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a41c38e2b577520383dcdbca56b021958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca4c3b933086b781412a66689df98d3"><td class="memItemLeft" align="right" valign="top"><a id="abca4c3b933086b781412a66689df98d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abca4c3b933086b781412a66689df98d3">SBC_SWK_ID0_CTRL_ID4_0_Msk</a>&#160;&#160;&#160;(0b01111100U)</td></tr>
<tr class="memdesc:abca4c3b933086b781412a66689df98d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:abca4c3b933086b781412a66689df98d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dbe06435e21facdfe4d4ff2cf128b5c"><td class="memItemLeft" align="right" valign="top"><a id="a5dbe06435e21facdfe4d4ff2cf128b5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5dbe06435e21facdfe4d4ff2cf128b5c">SBC_SWK_ID0_CTRL_RTR_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a5dbe06435e21facdfe4d4ff2cf128b5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a5dbe06435e21facdfe4d4ff2cf128b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad65aa7b1be08950f432ee7395b5d8877"><td class="memItemLeft" align="right" valign="top"><a id="ad65aa7b1be08950f432ee7395b5d8877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad65aa7b1be08950f432ee7395b5d8877">SBC_SWK_ID0_CTRL_RTR_Msk</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:ad65aa7b1be08950f432ee7395b5d8877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ad65aa7b1be08950f432ee7395b5d8877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3597f0a187e0f1cd52e6101c93e0f527"><td class="memItemLeft" align="right" valign="top"><a id="a3597f0a187e0f1cd52e6101c93e0f527"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3597f0a187e0f1cd52e6101c93e0f527">SBC_SWK_ID0_CTRL_IDE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a3597f0a187e0f1cd52e6101c93e0f527"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a3597f0a187e0f1cd52e6101c93e0f527"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d5874b4fa6c105ca7486dfaea1b78a5"><td class="memItemLeft" align="right" valign="top"><a id="a5d5874b4fa6c105ca7486dfaea1b78a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5d5874b4fa6c105ca7486dfaea1b78a5">SBC_SWK_ID0_CTRL_IDE_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a5d5874b4fa6c105ca7486dfaea1b78a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a5d5874b4fa6c105ca7486dfaea1b78a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7e840212bf9fe3d78c98f4a8b2d921"><td class="memItemLeft" align="right" valign="top"><a id="a6d7e840212bf9fe3d78c98f4a8b2d921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6d7e840212bf9fe3d78c98f4a8b2d921">SBC_SWK_MASK_ID3_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a6d7e840212bf9fe3d78c98f4a8b2d921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a6d7e840212bf9fe3d78c98f4a8b2d921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc87e5e145d77751979d166fbf528db8"><td class="memItemLeft" align="right" valign="top"><a id="adc87e5e145d77751979d166fbf528db8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#adc87e5e145d77751979d166fbf528db8">SBC_SWK_MASK_ID3_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:adc87e5e145d77751979d166fbf528db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:adc87e5e145d77751979d166fbf528db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1406a3137bb09008a83f8f771f3b452f"><td class="memItemLeft" align="right" valign="top"><a id="a1406a3137bb09008a83f8f771f3b452f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1406a3137bb09008a83f8f771f3b452f">SBC_SWK_MASK_ID2_CTRL_MASK_ID20_13_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a1406a3137bb09008a83f8f771f3b452f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a1406a3137bb09008a83f8f771f3b452f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addb90667edca529541b89d934dc5b6b9"><td class="memItemLeft" align="right" valign="top"><a id="addb90667edca529541b89d934dc5b6b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#addb90667edca529541b89d934dc5b6b9">SBC_SWK_MASK_ID2_CTRL_MASK_ID20_13_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:addb90667edca529541b89d934dc5b6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:addb90667edca529541b89d934dc5b6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c1c352f97e308bff9798e36c9c3754"><td class="memItemLeft" align="right" valign="top"><a id="a30c1c352f97e308bff9798e36c9c3754"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a30c1c352f97e308bff9798e36c9c3754">SBC_SWK_MASK_ID1_CTRL_MASK_ID12_5_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a30c1c352f97e308bff9798e36c9c3754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a30c1c352f97e308bff9798e36c9c3754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4eeb98773ee48bc9a9e9599ecadf91"><td class="memItemLeft" align="right" valign="top"><a id="a6c4eeb98773ee48bc9a9e9599ecadf91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6c4eeb98773ee48bc9a9e9599ecadf91">SBC_SWK_MASK_ID1_CTRL_MASK_ID12_5_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a6c4eeb98773ee48bc9a9e9599ecadf91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a6c4eeb98773ee48bc9a9e9599ecadf91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ef9e37ee55e3eb42450405178b41a08"><td class="memItemLeft" align="right" valign="top"><a id="a8ef9e37ee55e3eb42450405178b41a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8ef9e37ee55e3eb42450405178b41a08">SBC_SWK_MASK_ID0_CTRL_MASK_ID4_0_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a8ef9e37ee55e3eb42450405178b41a08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a8ef9e37ee55e3eb42450405178b41a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a076ec90db09f2dda3ed83889592b0226"><td class="memItemLeft" align="right" valign="top"><a id="a076ec90db09f2dda3ed83889592b0226"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a076ec90db09f2dda3ed83889592b0226">SBC_SWK_MASK_ID0_CTRL_MASK_ID4_0_Msk</a>&#160;&#160;&#160;(0b01111100U)</td></tr>
<tr class="memdesc:a076ec90db09f2dda3ed83889592b0226"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a076ec90db09f2dda3ed83889592b0226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98d77fa45d5d4c4bd1a089321f66276e"><td class="memItemLeft" align="right" valign="top"><a id="a98d77fa45d5d4c4bd1a089321f66276e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a98d77fa45d5d4c4bd1a089321f66276e">SBC_SWK_DLC_CTRL_DLC_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a98d77fa45d5d4c4bd1a089321f66276e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a98d77fa45d5d4c4bd1a089321f66276e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb03141cd300ceb0ecf2b0bb9d4e6ea"><td class="memItemLeft" align="right" valign="top"><a id="a8fb03141cd300ceb0ecf2b0bb9d4e6ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8fb03141cd300ceb0ecf2b0bb9d4e6ea">SBC_SWK_DLC_CTRL_DLC_Msk</a>&#160;&#160;&#160;(0b00001111U)</td></tr>
<tr class="memdesc:a8fb03141cd300ceb0ecf2b0bb9d4e6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a8fb03141cd300ceb0ecf2b0bb9d4e6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc9ae2ce7ee6d5e06a7dabcbb4fa1661"><td class="memItemLeft" align="right" valign="top"><a id="adc9ae2ce7ee6d5e06a7dabcbb4fa1661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#adc9ae2ce7ee6d5e06a7dabcbb4fa1661">SBC_SWK_DATA7_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:adc9ae2ce7ee6d5e06a7dabcbb4fa1661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:adc9ae2ce7ee6d5e06a7dabcbb4fa1661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e72b0f1856394ac25bfddfd1c3e043"><td class="memItemLeft" align="right" valign="top"><a id="a42e72b0f1856394ac25bfddfd1c3e043"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a42e72b0f1856394ac25bfddfd1c3e043">SBC_SWK_DATA7_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a42e72b0f1856394ac25bfddfd1c3e043"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a42e72b0f1856394ac25bfddfd1c3e043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d470c5d4032d31e1848c0376f65b681"><td class="memItemLeft" align="right" valign="top"><a id="a3d470c5d4032d31e1848c0376f65b681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3d470c5d4032d31e1848c0376f65b681">SBC_SWK_DATA6_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a3d470c5d4032d31e1848c0376f65b681"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a3d470c5d4032d31e1848c0376f65b681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007fa7add51dd99b7954e7de5ba6d33c"><td class="memItemLeft" align="right" valign="top"><a id="a007fa7add51dd99b7954e7de5ba6d33c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a007fa7add51dd99b7954e7de5ba6d33c">SBC_SWK_DATA6_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a007fa7add51dd99b7954e7de5ba6d33c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a007fa7add51dd99b7954e7de5ba6d33c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e573c40ddcfa09872e78599a3a2f5b"><td class="memItemLeft" align="right" valign="top"><a id="a80e573c40ddcfa09872e78599a3a2f5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a80e573c40ddcfa09872e78599a3a2f5b">SBC_SWK_DATA5_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a80e573c40ddcfa09872e78599a3a2f5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a80e573c40ddcfa09872e78599a3a2f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a416ceab2c0b33da92cbb5373a390fa"><td class="memItemLeft" align="right" valign="top"><a id="a9a416ceab2c0b33da92cbb5373a390fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9a416ceab2c0b33da92cbb5373a390fa">SBC_SWK_DATA5_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a9a416ceab2c0b33da92cbb5373a390fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a9a416ceab2c0b33da92cbb5373a390fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64247c323d7bf93a2c850cbe44ba1380"><td class="memItemLeft" align="right" valign="top"><a id="a64247c323d7bf93a2c850cbe44ba1380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a64247c323d7bf93a2c850cbe44ba1380">SBC_SWK_DATA4_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a64247c323d7bf93a2c850cbe44ba1380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a64247c323d7bf93a2c850cbe44ba1380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495f6e4413b0da690b59819e60f44693"><td class="memItemLeft" align="right" valign="top"><a id="a495f6e4413b0da690b59819e60f44693"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a495f6e4413b0da690b59819e60f44693">SBC_SWK_DATA4_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a495f6e4413b0da690b59819e60f44693"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a495f6e4413b0da690b59819e60f44693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1dad14d63d6ce9185f6cab10ce0087"><td class="memItemLeft" align="right" valign="top"><a id="afe1dad14d63d6ce9185f6cab10ce0087"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#afe1dad14d63d6ce9185f6cab10ce0087">SBC_SWK_DATA3_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:afe1dad14d63d6ce9185f6cab10ce0087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:afe1dad14d63d6ce9185f6cab10ce0087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a6e6e4f99f1a712fd2942e525862af4"><td class="memItemLeft" align="right" valign="top"><a id="a5a6e6e4f99f1a712fd2942e525862af4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5a6e6e4f99f1a712fd2942e525862af4">SBC_SWK_DATA3_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a5a6e6e4f99f1a712fd2942e525862af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a5a6e6e4f99f1a712fd2942e525862af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99351978e7039d888110b9c07eb4646d"><td class="memItemLeft" align="right" valign="top"><a id="a99351978e7039d888110b9c07eb4646d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a99351978e7039d888110b9c07eb4646d">SBC_SWK_DATA2_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a99351978e7039d888110b9c07eb4646d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a99351978e7039d888110b9c07eb4646d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27aa5fd6f2320a80cefbfcd75736574a"><td class="memItemLeft" align="right" valign="top"><a id="a27aa5fd6f2320a80cefbfcd75736574a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a27aa5fd6f2320a80cefbfcd75736574a">SBC_SWK_DATA2_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a27aa5fd6f2320a80cefbfcd75736574a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a27aa5fd6f2320a80cefbfcd75736574a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cd10aeb27de7afddfe819afa8bcbec"><td class="memItemLeft" align="right" valign="top"><a id="a38cd10aeb27de7afddfe819afa8bcbec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a38cd10aeb27de7afddfe819afa8bcbec">SBC_SWK_DATA1_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a38cd10aeb27de7afddfe819afa8bcbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a38cd10aeb27de7afddfe819afa8bcbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1972f566af6843002c2fbccd11ee991"><td class="memItemLeft" align="right" valign="top"><a id="ae1972f566af6843002c2fbccd11ee991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae1972f566af6843002c2fbccd11ee991">SBC_SWK_DATA1_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:ae1972f566af6843002c2fbccd11ee991"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ae1972f566af6843002c2fbccd11ee991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23a951f3c84637475ff093c80269934"><td class="memItemLeft" align="right" valign="top"><a id="ab23a951f3c84637475ff093c80269934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab23a951f3c84637475ff093c80269934">SBC_SWK_DATA0_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ab23a951f3c84637475ff093c80269934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:ab23a951f3c84637475ff093c80269934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08b0816fbdd7813d74dedc69649f804b"><td class="memItemLeft" align="right" valign="top"><a id="a08b0816fbdd7813d74dedc69649f804b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a08b0816fbdd7813d74dedc69649f804b">SBC_SWK_DATA0_CTRL_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a08b0816fbdd7813d74dedc69649f804b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a08b0816fbdd7813d74dedc69649f804b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59185e86712828baae7f56e9891204ae"><td class="memItemLeft" align="right" valign="top"><a id="a59185e86712828baae7f56e9891204ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a59185e86712828baae7f56e9891204ae">SBC_SWK_CAN_FD_CTRL_DIS_ERR_CNT_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a59185e86712828baae7f56e9891204ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a59185e86712828baae7f56e9891204ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad48587bd4f11c90eff286b3c5c7f37"><td class="memItemLeft" align="right" valign="top"><a id="a2ad48587bd4f11c90eff286b3c5c7f37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2ad48587bd4f11c90eff286b3c5c7f37">SBC_SWK_CAN_FD_CTRL_DIS_ERR_CNT_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:a2ad48587bd4f11c90eff286b3c5c7f37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a2ad48587bd4f11c90eff286b3c5c7f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af685950bd90424b8f4d9c0d67b2da423"><td class="memItemLeft" align="right" valign="top"><a id="af685950bd90424b8f4d9c0d67b2da423"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af685950bd90424b8f4d9c0d67b2da423">SBC_SWK_CAN_FD_CTRL_RX_FILT_BYP_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:af685950bd90424b8f4d9c0d67b2da423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:af685950bd90424b8f4d9c0d67b2da423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802e007b246cfb77b85e5b9880b08457"><td class="memItemLeft" align="right" valign="top"><a id="a802e007b246cfb77b85e5b9880b08457"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a802e007b246cfb77b85e5b9880b08457">SBC_SWK_CAN_FD_CTRL_RX_FILT_BYP_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:a802e007b246cfb77b85e5b9880b08457"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a802e007b246cfb77b85e5b9880b08457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4fb504a48dd7b024a430fd501587315"><td class="memItemLeft" align="right" valign="top"><a id="ae4fb504a48dd7b024a430fd501587315"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae4fb504a48dd7b024a430fd501587315">SBC_SWK_CAN_FD_CTRL_FD_FILTER_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ae4fb504a48dd7b024a430fd501587315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:ae4fb504a48dd7b024a430fd501587315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66652b969160ce69c47272759b4f3d5f"><td class="memItemLeft" align="right" valign="top"><a id="a66652b969160ce69c47272759b4f3d5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a66652b969160ce69c47272759b4f3d5f">SBC_SWK_CAN_FD_CTRL_FD_FILTER_Msk</a>&#160;&#160;&#160;(0b00001110U)</td></tr>
<tr class="memdesc:a66652b969160ce69c47272759b4f3d5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a66652b969160ce69c47272759b4f3d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062dc4e056b4f30e81121907317aa373"><td class="memItemLeft" align="right" valign="top"><a id="a062dc4e056b4f30e81121907317aa373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a062dc4e056b4f30e81121907317aa373">SBC_SWK_CAN_FD_CTRL_CAN_FD_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a062dc4e056b4f30e81121907317aa373"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a062dc4e056b4f30e81121907317aa373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7585a8477f69272e6d2d9069243878"><td class="memItemLeft" align="right" valign="top"><a id="aef7585a8477f69272e6d2d9069243878"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aef7585a8477f69272e6d2d9069243878">SBC_SWK_CAN_FD_CTRL_CAN_FD_EN_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:aef7585a8477f69272e6d2d9069243878"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:aef7585a8477f69272e6d2d9069243878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6076ae4e79f6ae3b748a8b7a2e27d432"><td class="memItemLeft" align="right" valign="top"><a id="a6076ae4e79f6ae3b748a8b7a2e27d432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a6076ae4e79f6ae3b748a8b7a2e27d432">SBC_SWK_OSC_TRIM_CTRL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a6076ae4e79f6ae3b748a8b7a2e27d432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a6076ae4e79f6ae3b748a8b7a2e27d432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af51a958e63dedb629aabda95698e6152"><td class="memItemLeft" align="right" valign="top"><a id="af51a958e63dedb629aabda95698e6152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af51a958e63dedb629aabda95698e6152">SBC_SWK_OSC_TRIM_CTRL_Msk</a>&#160;&#160;&#160;(0b01111111U)</td></tr>
<tr class="memdesc:af51a958e63dedb629aabda95698e6152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:af51a958e63dedb629aabda95698e6152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0dfbdf874de72b19c8d3ab2b6546d0"><td class="memItemLeft" align="right" valign="top"><a id="aac0dfbdf874de72b19c8d3ab2b6546d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aac0dfbdf874de72b19c8d3ab2b6546d0">SBC_SWK_OPT_CTRL_RX_WK_SEL_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:aac0dfbdf874de72b19c8d3ab2b6546d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:aac0dfbdf874de72b19c8d3ab2b6546d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b9e9240a38735f558c98cd0b272808"><td class="memItemLeft" align="right" valign="top"><a id="aa5b9e9240a38735f558c98cd0b272808"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa5b9e9240a38735f558c98cd0b272808">SBC_SWK_OPT_CTRL_RX_WK_SEL_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:aa5b9e9240a38735f558c98cd0b272808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:aa5b9e9240a38735f558c98cd0b272808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61c7d7b548fa9ffa9c84d87a0bb88d7"><td class="memItemLeft" align="right" valign="top"><a id="ad61c7d7b548fa9ffa9c84d87a0bb88d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad61c7d7b548fa9ffa9c84d87a0bb88d7">SBC_SWK_OSC_CAL_H_STAT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ad61c7d7b548fa9ffa9c84d87a0bb88d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:ad61c7d7b548fa9ffa9c84d87a0bb88d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060e2729389ee65013aef23cb8805fcf"><td class="memItemLeft" align="right" valign="top"><a id="a060e2729389ee65013aef23cb8805fcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a060e2729389ee65013aef23cb8805fcf">SBC_SWK_OSC_CAL_H_STAT_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a060e2729389ee65013aef23cb8805fcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a060e2729389ee65013aef23cb8805fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32a0e8debbd4b849adb9ccbe3dc13c5"><td class="memItemLeft" align="right" valign="top"><a id="af32a0e8debbd4b849adb9ccbe3dc13c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af32a0e8debbd4b849adb9ccbe3dc13c5">SBC_SWK_OPT_CAL_L_STAT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:af32a0e8debbd4b849adb9ccbe3dc13c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:af32a0e8debbd4b849adb9ccbe3dc13c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb5d0b335dfb1c1e69e0ed84bf207c9"><td class="memItemLeft" align="right" valign="top"><a id="a8eb5d0b335dfb1c1e69e0ed84bf207c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8eb5d0b335dfb1c1e69e0ed84bf207c9">SBC_SWK_OPT_CAL_L_STAT_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a8eb5d0b335dfb1c1e69e0ed84bf207c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a8eb5d0b335dfb1c1e69e0ed84bf207c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1681c1b85bc9bfce42260db6011f7a9b"><td class="memItemLeft" align="right" valign="top"><a id="a1681c1b85bc9bfce42260db6011f7a9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1681c1b85bc9bfce42260db6011f7a9b">SBC_SWK_CDR_CTRL1_SEL_FILT_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a1681c1b85bc9bfce42260db6011f7a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a1681c1b85bc9bfce42260db6011f7a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25e75536be5feab76c810ca9dda519b"><td class="memItemLeft" align="right" valign="top"><a id="ab25e75536be5feab76c810ca9dda519b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab25e75536be5feab76c810ca9dda519b">SBC_SWK_CDR_CTRL1_SEL_FILT_Msk</a>&#160;&#160;&#160;(0b00001100U)</td></tr>
<tr class="memdesc:ab25e75536be5feab76c810ca9dda519b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:ab25e75536be5feab76c810ca9dda519b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31a70224620eafa24a136d3e65799a07"><td class="memItemLeft" align="right" valign="top"><a id="a31a70224620eafa24a136d3e65799a07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a31a70224620eafa24a136d3e65799a07">SBC_SWK_CDR_CTRL1_CDR_EN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a31a70224620eafa24a136d3e65799a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a31a70224620eafa24a136d3e65799a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add75311093941e3df05cd63fecd3d97c"><td class="memItemLeft" align="right" valign="top"><a id="add75311093941e3df05cd63fecd3d97c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#add75311093941e3df05cd63fecd3d97c">SBC_SWK_CDR_CTRL1_CDR_EN_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:add75311093941e3df05cd63fecd3d97c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:add75311093941e3df05cd63fecd3d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a878542613314d4444813dc0e76c91d81"><td class="memItemLeft" align="right" valign="top"><a id="a878542613314d4444813dc0e76c91d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a878542613314d4444813dc0e76c91d81">SBC_SWK_CDR_CTRL2_SEL_OSC_CLK_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a878542613314d4444813dc0e76c91d81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a878542613314d4444813dc0e76c91d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b87ad17fb03cbf47f7e6e354bcdf691"><td class="memItemLeft" align="right" valign="top"><a id="a1b87ad17fb03cbf47f7e6e354bcdf691"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1b87ad17fb03cbf47f7e6e354bcdf691">SBC_SWK_CDR_CTRL2_SEL_OSC_CLK_Msk</a>&#160;&#160;&#160;(0b00000011U)</td></tr>
<tr class="memdesc:a1b87ad17fb03cbf47f7e6e354bcdf691"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a1b87ad17fb03cbf47f7e6e354bcdf691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ba412045e81540f5a1882605b45c69"><td class="memItemLeft" align="right" valign="top"><a id="a06ba412045e81540f5a1882605b45c69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a06ba412045e81540f5a1882605b45c69">SBC_SWK_CDR_LIMIT_HIGH_CTRL_CDR_LIM_H_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a06ba412045e81540f5a1882605b45c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:a06ba412045e81540f5a1882605b45c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a057896ae4e74973072a640051f9f5f13"><td class="memItemLeft" align="right" valign="top"><a id="a057896ae4e74973072a640051f9f5f13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a057896ae4e74973072a640051f9f5f13">SBC_SWK_CDR_LIMIT_HIGH_CTRL_CDR_LIM_H_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a057896ae4e74973072a640051f9f5f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a057896ae4e74973072a640051f9f5f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95c0e383d1aa5f21701ebc461390ef2"><td class="memItemLeft" align="right" valign="top"><a id="af95c0e383d1aa5f21701ebc461390ef2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af95c0e383d1aa5f21701ebc461390ef2">SBC_SWK_CDR_LIMIT_LOW_CTRL_CDR_LIM_L_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:af95c0e383d1aa5f21701ebc461390ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit position. <br /></td></tr>
<tr class="separator:af95c0e383d1aa5f21701ebc461390ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a575ea67e44b6684fd944854540c199ab"><td class="memItemLeft" align="right" valign="top"><a id="a575ea67e44b6684fd944854540c199ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a575ea67e44b6684fd944854540c199ab">SBC_SWK_CDR_LIMIT_LOW_CTRL_CDR_LIM_L_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:a575ea67e44b6684fd944854540c199ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake register bit mask. <br /></td></tr>
<tr class="separator:a575ea67e44b6684fd944854540c199ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a701a688e7515a86b2feef6bbdd5a5cec"><td class="memItemLeft" align="right" valign="top"><a id="a701a688e7515a86b2feef6bbdd5a5cec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a701a688e7515a86b2feef6bbdd5a5cec">SBC_SUP_STAT_1_VS_UV_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a701a688e7515a86b2feef6bbdd5a5cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a701a688e7515a86b2feef6bbdd5a5cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf384b85a0102ee898580be39d440c8e"><td class="memItemLeft" align="right" valign="top"><a id="acf384b85a0102ee898580be39d440c8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#acf384b85a0102ee898580be39d440c8e">SBC_SUP_STAT_1_VS_UV_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:acf384b85a0102ee898580be39d440c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:acf384b85a0102ee898580be39d440c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad47da507360c4b06dc1a81be6d806cca"><td class="memItemLeft" align="right" valign="top"><a id="ad47da507360c4b06dc1a81be6d806cca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad47da507360c4b06dc1a81be6d806cca">SBC_SUP_STAT_1_VS_OV_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:ad47da507360c4b06dc1a81be6d806cca"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:ad47da507360c4b06dc1a81be6d806cca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4998bad0055de298534874020658d6"><td class="memItemLeft" align="right" valign="top"><a id="aae4998bad0055de298534874020658d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aae4998bad0055de298534874020658d6">SBC_SUP_STAT_1_VS_OV_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:aae4998bad0055de298534874020658d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:aae4998bad0055de298534874020658d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5f4f12704ce2939642529202bcf590"><td class="memItemLeft" align="right" valign="top"><a id="a7b5f4f12704ce2939642529202bcf590"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7b5f4f12704ce2939642529202bcf590">SBC_SUP_STAT_1_VCC1_OV_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a7b5f4f12704ce2939642529202bcf590"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a7b5f4f12704ce2939642529202bcf590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3513b8186e456db6c358597c0147c9b0"><td class="memItemLeft" align="right" valign="top"><a id="a3513b8186e456db6c358597c0147c9b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3513b8186e456db6c358597c0147c9b0">SBC_SUP_STAT_1_VCC1_OV_Msk</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:a3513b8186e456db6c358597c0147c9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a3513b8186e456db6c358597c0147c9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722549514029264d9970278dca71f33f"><td class="memItemLeft" align="right" valign="top"><a id="a722549514029264d9970278dca71f33f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a722549514029264d9970278dca71f33f">SBC_SUP_STAT_1_VCC1_WARN_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a722549514029264d9970278dca71f33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a722549514029264d9970278dca71f33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af622d38fbcdc467586e56f129a9f4dd2"><td class="memItemLeft" align="right" valign="top"><a id="af622d38fbcdc467586e56f129a9f4dd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af622d38fbcdc467586e56f129a9f4dd2">SBC_SUP_STAT_1_VCC1_WARN_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:af622d38fbcdc467586e56f129a9f4dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:af622d38fbcdc467586e56f129a9f4dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67a94ad2a11f16b39430fdbb9f1af4bf"><td class="memItemLeft" align="right" valign="top"><a id="a67a94ad2a11f16b39430fdbb9f1af4bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a67a94ad2a11f16b39430fdbb9f1af4bf">SBC_SUP_STAT_0_POR_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a67a94ad2a11f16b39430fdbb9f1af4bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a67a94ad2a11f16b39430fdbb9f1af4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa076b1c97e30427a6a0b5e2f43bde9e5"><td class="memItemLeft" align="right" valign="top"><a id="aa076b1c97e30427a6a0b5e2f43bde9e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa076b1c97e30427a6a0b5e2f43bde9e5">SBC_SUP_STAT_0_POR_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:aa076b1c97e30427a6a0b5e2f43bde9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:aa076b1c97e30427a6a0b5e2f43bde9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61418390d6291849f1984de005720889"><td class="memItemLeft" align="right" valign="top"><a id="a61418390d6291849f1984de005720889"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a61418390d6291849f1984de005720889">SBC_SUP_STAT_0_VCC2_OT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a61418390d6291849f1984de005720889"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a61418390d6291849f1984de005720889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d74fd2a7f4648dd87b57dfbbffd4def"><td class="memItemLeft" align="right" valign="top"><a id="a5d74fd2a7f4648dd87b57dfbbffd4def"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5d74fd2a7f4648dd87b57dfbbffd4def">SBC_SUP_STAT_0_VCC2_OT_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:a5d74fd2a7f4648dd87b57dfbbffd4def"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a5d74fd2a7f4648dd87b57dfbbffd4def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2abf693c58d3be41a34ed9fbac0c1bb7"><td class="memItemLeft" align="right" valign="top"><a id="a2abf693c58d3be41a34ed9fbac0c1bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2abf693c58d3be41a34ed9fbac0c1bb7">SBC_SUP_STAT_0_VCC2_UV_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a2abf693c58d3be41a34ed9fbac0c1bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a2abf693c58d3be41a34ed9fbac0c1bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787d1f4a5440b3e3b15d84b568d0f446"><td class="memItemLeft" align="right" valign="top"><a id="a787d1f4a5440b3e3b15d84b568d0f446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a787d1f4a5440b3e3b15d84b568d0f446">SBC_SUP_STAT_0_VCC2_UV_Msk</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:a787d1f4a5440b3e3b15d84b568d0f446"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a787d1f4a5440b3e3b15d84b568d0f446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a571abff8940e0cf0627189aae501947e"><td class="memItemLeft" align="right" valign="top"><a id="a571abff8940e0cf0627189aae501947e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a571abff8940e0cf0627189aae501947e">SBC_SUP_STAT_0_VCC1_SC_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a571abff8940e0cf0627189aae501947e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a571abff8940e0cf0627189aae501947e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4afb66a08b070ceef07773b0cecf02"><td class="memItemLeft" align="right" valign="top"><a id="a8a4afb66a08b070ceef07773b0cecf02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8a4afb66a08b070ceef07773b0cecf02">SBC_SUP_STAT_0_VCC1_SC_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:a8a4afb66a08b070ceef07773b0cecf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a8a4afb66a08b070ceef07773b0cecf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7250d689fa451ed82260b0faaea48324"><td class="memItemLeft" align="right" valign="top"><a id="a7250d689fa451ed82260b0faaea48324"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7250d689fa451ed82260b0faaea48324">SBC_SUP_STAT_0_VCC1_UV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a7250d689fa451ed82260b0faaea48324"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a7250d689fa451ed82260b0faaea48324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd9e674f379d93d03cee7e97778e09e"><td class="memItemLeft" align="right" valign="top"><a id="a2fd9e674f379d93d03cee7e97778e09e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2fd9e674f379d93d03cee7e97778e09e">SBC_SUP_STAT_0_VCC1_UV_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a2fd9e674f379d93d03cee7e97778e09e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a2fd9e674f379d93d03cee7e97778e09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2345ff0d2e9124568e390848871df72f"><td class="memItemLeft" align="right" valign="top"><a id="a2345ff0d2e9124568e390848871df72f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2345ff0d2e9124568e390848871df72f">SBC_THERM_STAT_TSD2_SAFE_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a2345ff0d2e9124568e390848871df72f"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a2345ff0d2e9124568e390848871df72f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a00a283187e886e6d1eaafce659fe6"><td class="memItemLeft" align="right" valign="top"><a id="a50a00a283187e886e6d1eaafce659fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a50a00a283187e886e6d1eaafce659fe6">SBC_THERM_STAT_TSD2_SAFE_Msk</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:a50a00a283187e886e6d1eaafce659fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a50a00a283187e886e6d1eaafce659fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9955842da7438b1dbd3eb3bf40d4f2"><td class="memItemLeft" align="right" valign="top"><a id="a1c9955842da7438b1dbd3eb3bf40d4f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1c9955842da7438b1dbd3eb3bf40d4f2">SBC_THERM_STAT_TSD2_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a1c9955842da7438b1dbd3eb3bf40d4f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a1c9955842da7438b1dbd3eb3bf40d4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551a755bf3303d18e76a48153c6d1116"><td class="memItemLeft" align="right" valign="top"><a id="a551a755bf3303d18e76a48153c6d1116"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a551a755bf3303d18e76a48153c6d1116">SBC_THERM_STAT_TSD2_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:a551a755bf3303d18e76a48153c6d1116"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a551a755bf3303d18e76a48153c6d1116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22eaa24294b8e2d1f2f1577872b2847e"><td class="memItemLeft" align="right" valign="top"><a id="a22eaa24294b8e2d1f2f1577872b2847e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a22eaa24294b8e2d1f2f1577872b2847e">SBC_THERM_STAT_TSD1_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a22eaa24294b8e2d1f2f1577872b2847e"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a22eaa24294b8e2d1f2f1577872b2847e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f65414c4e2ee78fd31d52b95f40a30"><td class="memItemLeft" align="right" valign="top"><a id="a04f65414c4e2ee78fd31d52b95f40a30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a04f65414c4e2ee78fd31d52b95f40a30">SBC_THERM_STAT_TSD1_Msk</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:a04f65414c4e2ee78fd31d52b95f40a30"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a04f65414c4e2ee78fd31d52b95f40a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d64f0650a5c955559279871926367b"><td class="memItemLeft" align="right" valign="top"><a id="aa7d64f0650a5c955559279871926367b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa7d64f0650a5c955559279871926367b">SBC_THERM_STAT_TPW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aa7d64f0650a5c955559279871926367b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:aa7d64f0650a5c955559279871926367b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a203fe5cd1de18f00e6f9493e0dad6f67"><td class="memItemLeft" align="right" valign="top"><a id="a203fe5cd1de18f00e6f9493e0dad6f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a203fe5cd1de18f00e6f9493e0dad6f67">SBC_THERM_STAT_TPW_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a203fe5cd1de18f00e6f9493e0dad6f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a203fe5cd1de18f00e6f9493e0dad6f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e555dd62a4032456de43a9245ca3227"><td class="memItemLeft" align="right" valign="top"><a id="a3e555dd62a4032456de43a9245ca3227"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3e555dd62a4032456de43a9245ca3227">SBC_DEV_STAT_DEV_STAT_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a3e555dd62a4032456de43a9245ca3227"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a3e555dd62a4032456de43a9245ca3227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca6079f486d1c46572fc6e21b60fa24"><td class="memItemLeft" align="right" valign="top"><a id="a7ca6079f486d1c46572fc6e21b60fa24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7ca6079f486d1c46572fc6e21b60fa24">SBC_DEV_STAT_DEV_STAT_Msk</a>&#160;&#160;&#160;(0b11000000U)</td></tr>
<tr class="memdesc:a7ca6079f486d1c46572fc6e21b60fa24"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a7ca6079f486d1c46572fc6e21b60fa24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2820fa182e5b5e7dc0ed0c38ccb1c3cf"><td class="memItemLeft" align="right" valign="top"><a id="a2820fa182e5b5e7dc0ed0c38ccb1c3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2820fa182e5b5e7dc0ed0c38ccb1c3cf">SBC_DEV_STAT_WD_FAIL_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a2820fa182e5b5e7dc0ed0c38ccb1c3cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a2820fa182e5b5e7dc0ed0c38ccb1c3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a94a6266de378cb81b022a162f950d"><td class="memItemLeft" align="right" valign="top"><a id="a85a94a6266de378cb81b022a162f950d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a85a94a6266de378cb81b022a162f950d">SBC_DEV_STAT_WD_FAIL_Msk</a>&#160;&#160;&#160;(0b00001100U)</td></tr>
<tr class="memdesc:a85a94a6266de378cb81b022a162f950d"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a85a94a6266de378cb81b022a162f950d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607c2349c9319749c53e47240b94c964"><td class="memItemLeft" align="right" valign="top"><a id="a607c2349c9319749c53e47240b94c964"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a607c2349c9319749c53e47240b94c964">SBC_DEV_STAT_SPI_FAIL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a607c2349c9319749c53e47240b94c964"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a607c2349c9319749c53e47240b94c964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9043ed0125aaf1ab1fde19a6a7087bc7"><td class="memItemLeft" align="right" valign="top"><a id="a9043ed0125aaf1ab1fde19a6a7087bc7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a9043ed0125aaf1ab1fde19a6a7087bc7">SBC_DEV_STAT_SPI_FAIL_Msk</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:a9043ed0125aaf1ab1fde19a6a7087bc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a9043ed0125aaf1ab1fde19a6a7087bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda45c94df6f69602f451409465616f9"><td class="memItemLeft" align="right" valign="top"><a id="afda45c94df6f69602f451409465616f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#afda45c94df6f69602f451409465616f9">SBC_DEV_STAT_FAILURE_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:afda45c94df6f69602f451409465616f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:afda45c94df6f69602f451409465616f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5453b95c825fc1f6f5d620448a856b77"><td class="memItemLeft" align="right" valign="top"><a id="a5453b95c825fc1f6f5d620448a856b77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5453b95c825fc1f6f5d620448a856b77">SBC_DEV_STAT_FAILURE_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a5453b95c825fc1f6f5d620448a856b77"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a5453b95c825fc1f6f5d620448a856b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa621fa58098bbc3490db18d2af27c76b"><td class="memItemLeft" align="right" valign="top"><a id="aa621fa58098bbc3490db18d2af27c76b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa621fa58098bbc3490db18d2af27c76b">SBC_BUS_STAT_CANTO_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:aa621fa58098bbc3490db18d2af27c76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:aa621fa58098bbc3490db18d2af27c76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2dd19a3518dd2d7fff6151488d3c5a5"><td class="memItemLeft" align="right" valign="top"><a id="af2dd19a3518dd2d7fff6151488d3c5a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#af2dd19a3518dd2d7fff6151488d3c5a5">SBC_BUS_STAT_CANTO_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:af2dd19a3518dd2d7fff6151488d3c5a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:af2dd19a3518dd2d7fff6151488d3c5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52cc4fd3de89750209672d81aacaa552"><td class="memItemLeft" align="right" valign="top"><a id="a52cc4fd3de89750209672d81aacaa552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a52cc4fd3de89750209672d81aacaa552">SBC_BUS_STAT_SYSERR_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a52cc4fd3de89750209672d81aacaa552"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a52cc4fd3de89750209672d81aacaa552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8f93388ac12e79b64fb57a90500df0"><td class="memItemLeft" align="right" valign="top"><a id="a1b8f93388ac12e79b64fb57a90500df0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a1b8f93388ac12e79b64fb57a90500df0">SBC_BUS_STAT_SYSERR_Msk</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:a1b8f93388ac12e79b64fb57a90500df0"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a1b8f93388ac12e79b64fb57a90500df0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa427f016ab6bed0c8087b357368d93e4"><td class="memItemLeft" align="right" valign="top"><a id="aa427f016ab6bed0c8087b357368d93e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa427f016ab6bed0c8087b357368d93e4">SBC_BUS_STAT_CAN_FAIL_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:aa427f016ab6bed0c8087b357368d93e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:aa427f016ab6bed0c8087b357368d93e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca94da290e9f02e7e5540841c9a69845"><td class="memItemLeft" align="right" valign="top"><a id="aca94da290e9f02e7e5540841c9a69845"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aca94da290e9f02e7e5540841c9a69845">SBC_BUS_STAT_CAN_FAIL_Msk</a>&#160;&#160;&#160;(0b00000110U)</td></tr>
<tr class="memdesc:aca94da290e9f02e7e5540841c9a69845"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:aca94da290e9f02e7e5540841c9a69845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac5fdfdb816e618a72c152bf7ce8a88"><td class="memItemLeft" align="right" valign="top"><a id="a2ac5fdfdb816e618a72c152bf7ce8a88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a2ac5fdfdb816e618a72c152bf7ce8a88">SBC_BUS_STAT_VCAN_UV_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a2ac5fdfdb816e618a72c152bf7ce8a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a2ac5fdfdb816e618a72c152bf7ce8a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b832f9af0d0525f0e66f72dadf2f445"><td class="memItemLeft" align="right" valign="top"><a id="a4b832f9af0d0525f0e66f72dadf2f445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a4b832f9af0d0525f0e66f72dadf2f445">SBC_BUS_STAT_VCAN_UV_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a4b832f9af0d0525f0e66f72dadf2f445"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a4b832f9af0d0525f0e66f72dadf2f445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9f2dc8eba4a846b75549536e635fe6"><td class="memItemLeft" align="right" valign="top"><a id="a5e9f2dc8eba4a846b75549536e635fe6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5e9f2dc8eba4a846b75549536e635fe6">SBC_WK_STAT_0_CAN_WU_Pos</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a5e9f2dc8eba4a846b75549536e635fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a5e9f2dc8eba4a846b75549536e635fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5055f53a05e57d45c6d1b4cb6fe7d4f1"><td class="memItemLeft" align="right" valign="top"><a id="a5055f53a05e57d45c6d1b4cb6fe7d4f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5055f53a05e57d45c6d1b4cb6fe7d4f1">SBC_WK_STAT_0_CAN_WU_Msk</a>&#160;&#160;&#160;(0b00100000U)</td></tr>
<tr class="memdesc:a5055f53a05e57d45c6d1b4cb6fe7d4f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a5055f53a05e57d45c6d1b4cb6fe7d4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27fa33e67b0871680d3724cd88d5a10"><td class="memItemLeft" align="right" valign="top"><a id="ad27fa33e67b0871680d3724cd88d5a10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad27fa33e67b0871680d3724cd88d5a10">SBC_WK_STAT_0_TIMER_WU_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ad27fa33e67b0871680d3724cd88d5a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:ad27fa33e67b0871680d3724cd88d5a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7250bed51135aa410237abbd431d82"><td class="memItemLeft" align="right" valign="top"><a id="a3e7250bed51135aa410237abbd431d82"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3e7250bed51135aa410237abbd431d82">SBC_WK_STAT_0_TIMER_WU_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:a3e7250bed51135aa410237abbd431d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a3e7250bed51135aa410237abbd431d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a72a7765641319a41ba098d09e6a97"><td class="memItemLeft" align="right" valign="top"><a id="a26a72a7765641319a41ba098d09e6a97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a26a72a7765641319a41ba098d09e6a97">SBC_WK_STAT_0_WK_WU_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a26a72a7765641319a41ba098d09e6a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a26a72a7765641319a41ba098d09e6a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a226a9d9fcbb178d9b51b1fa4608153e5"><td class="memItemLeft" align="right" valign="top"><a id="a226a9d9fcbb178d9b51b1fa4608153e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a226a9d9fcbb178d9b51b1fa4608153e5">SBC_WK_STAT_0_WK_WU_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a226a9d9fcbb178d9b51b1fa4608153e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a226a9d9fcbb178d9b51b1fa4608153e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b5802b49925759e1e852a06774db4bb"><td class="memItemLeft" align="right" valign="top"><a id="a0b5802b49925759e1e852a06774db4bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0b5802b49925759e1e852a06774db4bb">SBC_WK_STAT_1_GPIO_WK_WU_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a0b5802b49925759e1e852a06774db4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a0b5802b49925759e1e852a06774db4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3f82710eabce8e762edc7c7a084a76d"><td class="memItemLeft" align="right" valign="top"><a id="ac3f82710eabce8e762edc7c7a084a76d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ac3f82710eabce8e762edc7c7a084a76d">SBC_WK_STAT_1_GPIO_WK_WU_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:ac3f82710eabce8e762edc7c7a084a76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:ac3f82710eabce8e762edc7c7a084a76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b367b559570cedb0a3027e9375600ac"><td class="memItemLeft" align="right" valign="top"><a id="a0b367b559570cedb0a3027e9375600ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0b367b559570cedb0a3027e9375600ac">SBC_WK_LVL_STAT_SBC_DEV_LVL_Pos</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:a0b367b559570cedb0a3027e9375600ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a0b367b559570cedb0a3027e9375600ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83239067afc17818362bc765c6f02477"><td class="memItemLeft" align="right" valign="top"><a id="a83239067afc17818362bc765c6f02477"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a83239067afc17818362bc765c6f02477">SBC_WK_LVL_STAT_SBC_DEV_LVL_Msk</a>&#160;&#160;&#160;(0b10000000U)</td></tr>
<tr class="memdesc:a83239067afc17818362bc765c6f02477"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a83239067afc17818362bc765c6f02477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad245c1870533fd6103e1caeec9bd384a"><td class="memItemLeft" align="right" valign="top"><a id="ad245c1870533fd6103e1caeec9bd384a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad245c1870533fd6103e1caeec9bd384a">SBC_WK_LVL_STAT_CFG0_STATE_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ad245c1870533fd6103e1caeec9bd384a"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:ad245c1870533fd6103e1caeec9bd384a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b82906dc56204c9efe37fb0c10a334c"><td class="memItemLeft" align="right" valign="top"><a id="a5b82906dc56204c9efe37fb0c10a334c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5b82906dc56204c9efe37fb0c10a334c">SBC_WK_LVL_STAT_CFG0_STATE_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a5b82906dc56204c9efe37fb0c10a334c"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a5b82906dc56204c9efe37fb0c10a334c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76eff28df9d324859e04df33744a1514"><td class="memItemLeft" align="right" valign="top"><a id="a76eff28df9d324859e04df33744a1514"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a76eff28df9d324859e04df33744a1514">SBC_WK_LVL_STAT_GPIO_LVL_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a76eff28df9d324859e04df33744a1514"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a76eff28df9d324859e04df33744a1514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b02f449636d02f0c4bf9fb57366ef34"><td class="memItemLeft" align="right" valign="top"><a id="a4b02f449636d02f0c4bf9fb57366ef34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a4b02f449636d02f0c4bf9fb57366ef34">SBC_WK_LVL_STAT_GPIO_LVL_Msk</a>&#160;&#160;&#160;(0b00010000U)</td></tr>
<tr class="memdesc:a4b02f449636d02f0c4bf9fb57366ef34"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a4b02f449636d02f0c4bf9fb57366ef34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461455d727e43c542a3a93dbdc3671bb"><td class="memItemLeft" align="right" valign="top"><a id="a461455d727e43c542a3a93dbdc3671bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a461455d727e43c542a3a93dbdc3671bb">SBC_WK_LVL_STAT_WK_LVL_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a461455d727e43c542a3a93dbdc3671bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:a461455d727e43c542a3a93dbdc3671bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7414c9cc30e45016c87c73a6efa1d217"><td class="memItemLeft" align="right" valign="top"><a id="a7414c9cc30e45016c87c73a6efa1d217"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a7414c9cc30e45016c87c73a6efa1d217">SBC_WK_LVL_STAT_WK_LVL_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a7414c9cc30e45016c87c73a6efa1d217"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a7414c9cc30e45016c87c73a6efa1d217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6090d45e4b01a0e0ff77ba0c9387851"><td class="memItemLeft" align="right" valign="top"><a id="ab6090d45e4b01a0e0ff77ba0c9387851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab6090d45e4b01a0e0ff77ba0c9387851">SBC_GPIO_OC_STAT_GPIO_OC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ab6090d45e4b01a0e0ff77ba0c9387851"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:ab6090d45e4b01a0e0ff77ba0c9387851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d21d688e727d0eae868fd56adb1461c"><td class="memItemLeft" align="right" valign="top"><a id="a3d21d688e727d0eae868fd56adb1461c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3d21d688e727d0eae868fd56adb1461c">SBC_GPIO_OC_STAT_GPIO_OC_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a3d21d688e727d0eae868fd56adb1461c"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a3d21d688e727d0eae868fd56adb1461c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe94e1b0f71c2df7a76da3007366cd34"><td class="memItemLeft" align="right" valign="top"><a id="abe94e1b0f71c2df7a76da3007366cd34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abe94e1b0f71c2df7a76da3007366cd34">SBC_GPIO_OL_STAT_GPIO_OL_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:abe94e1b0f71c2df7a76da3007366cd34"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit position. <br /></td></tr>
<tr class="separator:abe94e1b0f71c2df7a76da3007366cd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5686f16601392efd242d31513229ea2d"><td class="memItemLeft" align="right" valign="top"><a id="a5686f16601392efd242d31513229ea2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a5686f16601392efd242d31513229ea2d">SBC_GPIO_OL_STAT_GPIO_OL_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a5686f16601392efd242d31513229ea2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">General status register bit mask. <br /></td></tr>
<tr class="separator:a5686f16601392efd242d31513229ea2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab74ad5168d6955018f92966498ac20a1"><td class="memItemLeft" align="right" valign="top"><a id="ab74ad5168d6955018f92966498ac20a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab74ad5168d6955018f92966498ac20a1">SBC_SWK_STAT_SYNC_Pos</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:ab74ad5168d6955018f92966498ac20a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:ab74ad5168d6955018f92966498ac20a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3377643bb83ed41759dc685e9e83b7f4"><td class="memItemLeft" align="right" valign="top"><a id="a3377643bb83ed41759dc685e9e83b7f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3377643bb83ed41759dc685e9e83b7f4">SBC_SWK_STAT_SYNC_Msk</a>&#160;&#160;&#160;(0b01000000U)</td></tr>
<tr class="memdesc:a3377643bb83ed41759dc685e9e83b7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:a3377643bb83ed41759dc685e9e83b7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a433f1e9cd56a8124d8fab2bcc66e9336"><td class="memItemLeft" align="right" valign="top"><a id="a433f1e9cd56a8124d8fab2bcc66e9336"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a433f1e9cd56a8124d8fab2bcc66e9336">SBC_SWK_STAT_CANSIL_Pos</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a433f1e9cd56a8124d8fab2bcc66e9336"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:a433f1e9cd56a8124d8fab2bcc66e9336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c66a351653c39d150f07cd646f9944"><td class="memItemLeft" align="right" valign="top"><a id="ae8c66a351653c39d150f07cd646f9944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae8c66a351653c39d150f07cd646f9944">SBC_SWK_STAT_CANSIL_Msk</a>&#160;&#160;&#160;(0b00001000U)</td></tr>
<tr class="memdesc:ae8c66a351653c39d150f07cd646f9944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:ae8c66a351653c39d150f07cd646f9944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48a02e7a01b8ccb7aa9c35827871efe4"><td class="memItemLeft" align="right" valign="top"><a id="a48a02e7a01b8ccb7aa9c35827871efe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a48a02e7a01b8ccb7aa9c35827871efe4">SBC_SWK_STAT_SWK_SET_Pos</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a48a02e7a01b8ccb7aa9c35827871efe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:a48a02e7a01b8ccb7aa9c35827871efe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5dfc3ee17baebb600f015a270577aa6"><td class="memItemLeft" align="right" valign="top"><a id="ad5dfc3ee17baebb600f015a270577aa6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ad5dfc3ee17baebb600f015a270577aa6">SBC_SWK_STAT_SWK_SET_Msk</a>&#160;&#160;&#160;(0b00000100U)</td></tr>
<tr class="memdesc:ad5dfc3ee17baebb600f015a270577aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:ad5dfc3ee17baebb600f015a270577aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc1246c2abe9fa967b60495a949b791"><td class="memItemLeft" align="right" valign="top"><a id="a3cc1246c2abe9fa967b60495a949b791"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a3cc1246c2abe9fa967b60495a949b791">SBC_SWK_STAT_WUP_Pos</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a3cc1246c2abe9fa967b60495a949b791"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:a3cc1246c2abe9fa967b60495a949b791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a779a07280d5ccfca4c932e34693d72b8"><td class="memItemLeft" align="right" valign="top"><a id="a779a07280d5ccfca4c932e34693d72b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a779a07280d5ccfca4c932e34693d72b8">SBC_SWK_STAT_WUP_Msk</a>&#160;&#160;&#160;(0b00000010U)</td></tr>
<tr class="memdesc:a779a07280d5ccfca4c932e34693d72b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:a779a07280d5ccfca4c932e34693d72b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fe3a6502507ec1e5ceb9a8f56ec3d6"><td class="memItemLeft" align="right" valign="top"><a id="a48fe3a6502507ec1e5ceb9a8f56ec3d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a48fe3a6502507ec1e5ceb9a8f56ec3d6">SBC_SWK_STAT_WUF_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a48fe3a6502507ec1e5ceb9a8f56ec3d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:a48fe3a6502507ec1e5ceb9a8f56ec3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d9759b6a21b4c2718ee2970748ce84c"><td class="memItemLeft" align="right" valign="top"><a id="a8d9759b6a21b4c2718ee2970748ce84c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a8d9759b6a21b4c2718ee2970748ce84c">SBC_SWK_STAT_WUF_Msk</a>&#160;&#160;&#160;(0b00000001U)</td></tr>
<tr class="memdesc:a8d9759b6a21b4c2718ee2970748ce84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:a8d9759b6a21b4c2718ee2970748ce84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7b04457d42148141964e596d7969c1"><td class="memItemLeft" align="right" valign="top"><a id="abe7b04457d42148141964e596d7969c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#abe7b04457d42148141964e596d7969c1">SBC_SWK_ECNT_STAT_ECNT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:abe7b04457d42148141964e596d7969c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:abe7b04457d42148141964e596d7969c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b9fb8ea8432092e038081512b907b9"><td class="memItemLeft" align="right" valign="top"><a id="a41b9fb8ea8432092e038081512b907b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a41b9fb8ea8432092e038081512b907b9">SBC_SWK_ECNT_STAT_ECNT_Msk</a>&#160;&#160;&#160;(0b00111111U)</td></tr>
<tr class="memdesc:a41b9fb8ea8432092e038081512b907b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:a41b9fb8ea8432092e038081512b907b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96834ca3da3ab485eb367a20186c7e90"><td class="memItemLeft" align="right" valign="top"><a id="a96834ca3da3ab485eb367a20186c7e90"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a96834ca3da3ab485eb367a20186c7e90">SBC_SWK_CDR_STAT1_NAVG_SAT_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a96834ca3da3ab485eb367a20186c7e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:a96834ca3da3ab485eb367a20186c7e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2007d809ea154d8d920f8b934e755db"><td class="memItemLeft" align="right" valign="top"><a id="ae2007d809ea154d8d920f8b934e755db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ae2007d809ea154d8d920f8b934e755db">SBC_SWK_CDR_STAT1_NAVG_SAT_Msk</a>&#160;&#160;&#160;(0b11111111U)</td></tr>
<tr class="memdesc:ae2007d809ea154d8d920f8b934e755db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:ae2007d809ea154d8d920f8b934e755db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a08143cfa66b11cb75b60510266ff3"><td class="memItemLeft" align="right" valign="top"><a id="ab4a08143cfa66b11cb75b60510266ff3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ab4a08143cfa66b11cb75b60510266ff3">SBC_SWK_CDR_STAT2_NAVG_SAT_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ab4a08143cfa66b11cb75b60510266ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit position. <br /></td></tr>
<tr class="separator:ab4a08143cfa66b11cb75b60510266ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641b4985eeff06b3f4be94087e452061"><td class="memItemLeft" align="right" valign="top"><a id="a641b4985eeff06b3f4be94087e452061"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a641b4985eeff06b3f4be94087e452061">SBC_SWK_CDR_STAT2_NAVG_SAT_Msk</a>&#160;&#160;&#160;(0b11110000U)</td></tr>
<tr class="memdesc:a641b4985eeff06b3f4be94087e452061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Selective wake status register bit mask. <br /></td></tr>
<tr class="separator:a641b4985eeff06b3f4be94087e452061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ad94a23876db6cad23daf7b97ea296"><td class="memItemLeft" align="right" valign="top"><a id="a90ad94a23876db6cad23daf7b97ea296"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a90ad94a23876db6cad23daf7b97ea296">SBC_FAM_PROD_STAT_FAM_Pos</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a90ad94a23876db6cad23daf7b97ea296"><td class="mdescLeft">&#160;</td><td class="mdescRight">Family and product register bit position. <br /></td></tr>
<tr class="separator:a90ad94a23876db6cad23daf7b97ea296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade4bc564fdd8ac39f6c56a215ca419a9"><td class="memItemLeft" align="right" valign="top"><a id="ade4bc564fdd8ac39f6c56a215ca419a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#ade4bc564fdd8ac39f6c56a215ca419a9">SBC_FAM_PROD_STAT_FAM_Msk</a>&#160;&#160;&#160;(0b11110000U)</td></tr>
<tr class="memdesc:ade4bc564fdd8ac39f6c56a215ca419a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Family and product register bit mask. <br /></td></tr>
<tr class="separator:ade4bc564fdd8ac39f6c56a215ca419a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f145f7fd36a1f73350d658454ce712"><td class="memItemLeft" align="right" valign="top"><a id="aa4f145f7fd36a1f73350d658454ce712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#aa4f145f7fd36a1f73350d658454ce712">SBC_FAM_PROD_STAT_PROD_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aa4f145f7fd36a1f73350d658454ce712"><td class="mdescLeft">&#160;</td><td class="mdescRight">Family and product register bit position. <br /></td></tr>
<tr class="separator:aa4f145f7fd36a1f73350d658454ce712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d576774ff4c2c7288c6499c0a520d7b"><td class="memItemLeft" align="right" valign="top"><a id="a0d576774ff4c2c7288c6499c0a520d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html#a0d576774ff4c2c7288c6499c0a520d7b">SBC_FAM_PROD_STAT_PROD_Msk</a>&#160;&#160;&#160;(0b00001111U)</td></tr>
<tr class="memdesc:a0d576774ff4c2c7288c6499c0a520d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Family and product register bit mask. <br /></td></tr>
<tr class="separator:a0d576774ff4c2c7288c6499c0a520d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memItemLeft" align="right" valign="top"><a id="a06fc87d81c62e9abb8790b6e5713c55b"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_MODE_NORMAL</b> = 0x00U, 
<b>SBC_MODE_SLEEP</b>, 
<b>SBC_MODE_STOP</b>, 
<b>SBC_MODE_RESET</b>
 }</td></tr>
<tr class="separator:a06fc87d81c62e9abb8790b6e5713c55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf764cbdea00d65edcd07bb9953ad2b7"><td class="memItemLeft" align="right" valign="top"><a id="adf764cbdea00d65edcd07bb9953ad2b7"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC2_OFF</b> = 0x00U, 
<b>SBC_VCC2_ON_NORMAL</b>, 
<b>SBC_VCC2_ON_NORMAL_STOP</b>, 
<b>SBC_VCC2_ON_ALWAYS</b>
 }</td></tr>
<tr class="separator:adf764cbdea00d65edcd07bb9953ad2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fb83031ce9923c84392b4e92f956b5"><td class="memItemLeft" align="right" valign="top"><a id="a99fb83031ce9923c84392b4e92f956b5"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_OV_RST_NOACTION</b> = 0x00U, 
<b>SBC_VCC1_OV_RST_RESTART_FAILSAFE</b>
 }</td></tr>
<tr class="separator:a99fb83031ce9923c84392b4e92f956b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6126af1d45847bc59afa0aa3216b04"><td class="memItemLeft" align="right" valign="top"><a id="abc6126af1d45847bc59afa0aa3216b04"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_RT_VRT1</b> = 0x00U, 
<b>SBC_VCC1_RT_VRT2</b>, 
<b>SBC_VCC1_RT_VRT3</b>, 
<b>SBC_VCC1_RT_VRT4</b>
 }</td></tr>
<tr class="separator:abc6126af1d45847bc59afa0aa3216b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc29c2ff13d900c2f185ee95427fb06c"><td class="memItemLeft" align="right" valign="top"><a id="adc29c2ff13d900c2f185ee95427fb06c"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SOFT_RESET_RST_TRIGGER_SOFTRST</b> = 0x00U, 
<b>SBC_SOFT_RESET_RST_NOTRIGGER_SOFTRST</b>
 }</td></tr>
<tr class="separator:adc29c2ff13d900c2f185ee95427fb06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dadd085c1777f559549e05962b2c9e"><td class="memItemLeft" align="right" valign="top"><a id="a61dadd085c1777f559549e05962b2c9e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_FO_ON_NOT_ACTIVE</b> = 0x00U, 
<b>SBC_FO_ON_ACTIVE</b>
 }</td></tr>
<tr class="separator:a61dadd085c1777f559549e05962b2c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726ca809ffd3d67ab4b8476646f26635"><td class="memItemLeft" align="right" valign="top"><a id="a726ca809ffd3d67ab4b8476646f26635"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CP_EN_OFF</b> = 0x00U, 
<b>SBC_CP_EN_ON</b>
 }</td></tr>
<tr class="separator:a726ca809ffd3d67ab4b8476646f26635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0411cd49bb5b71852cecd93bcbf0ca2d"><td class="memItemLeft" align="right" valign="top"><a id="a0411cd49bb5b71852cecd93bcbf0ca2d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CFG1_RESTART_FAILSAFE_2WDFAIL</b> = 0x00U, 
<b>SBC_CFG1_RESTART_FAILSAFE_1WDFAIL</b>
 }</td></tr>
<tr class="separator:a0411cd49bb5b71852cecd93bcbf0ca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed82baf7f470b522273a3e37c24c600"><td class="memItemLeft" align="right" valign="top"><a id="abed82baf7f470b522273a3e37c24c600"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CHECKSUM_0</b> = 0x00U, 
<b>SBC_CHECKSUM_1</b>
 }</td></tr>
<tr class="separator:abed82baf7f470b522273a3e37c24c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memItemLeft" align="right" valign="top"><a id="ab04a0655cd1e3bcac5e8f48c18df1a57"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WD_STM_EN_0_ACTIVE_STOPMODE</b> = 0x00U, 
<b>SBC_WD_STM_EN_0_NOTACTIVE_STOPMODE</b>
 }</td></tr>
<tr class="separator:ab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385c44f6fb256e5716a2302a5b940388"><td class="memItemLeft" align="right" valign="top"><a id="a385c44f6fb256e5716a2302a5b940388"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WD_WIN_TIMEOUT_WD</b> = 0x00U, 
<b>SBC_WD_WIN_WINDOW_WD</b>
 }</td></tr>
<tr class="separator:a385c44f6fb256e5716a2302a5b940388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5c98fcc1211af2b80116dd6e0a035d"><td class="memItemLeft" align="right" valign="top"><a id="abc5c98fcc1211af2b80116dd6e0a035d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WD_EN_WK_BUS_NOSTART_AFTER_CANWAKE</b> = 0x00U, 
<b>SBC_WD_EN_WK_BUS_START_LONGOPENWINDOW_CANWAKE</b>
 }</td></tr>
<tr class="separator:abc5c98fcc1211af2b80116dd6e0a035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36f475ca5b446f4fde4c9b90bec77c8"><td class="memItemLeft" align="right" valign="top"><a id="ac36f475ca5b446f4fde4c9b90bec77c8"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_WD_TIMER_10MS</b> = 0x00U, 
<b>SBC_WD_TIMER_20MS</b>, 
<b>SBC_WD_TIMER_50MS</b>, 
<b>SBC_WD_TIMER_100MS</b>, 
<br />
&#160;&#160;<b>SBC_WD_TIMER_200MS</b>, 
<b>SBC_WD_TIMER_500MS</b>, 
<b>SBC_WD_TIMER_1000MS</b>, 
<b>SBC_WD_TIMER_10000MS</b>
<br />
 }</td></tr>
<tr class="separator:ac36f475ca5b446f4fde4c9b90bec77c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05589fbab0657f08285ebdfe93f5ec9e"><td class="memItemLeft" align="right" valign="top"><a id="a05589fbab0657f08285ebdfe93f5ec9e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_BUS_CTRL_0_CAN_WAKECAPABLE_NOSWK</b> = 0x01U, 
<b>SBC_BUS_CTRL_0_CAN_RECEIVEONLY_NOSWK</b>, 
<b>SBC_BUS_CTRL_0_CAN_NORMAL_NOSWK</b>, 
<b>SBC_BUS_CTRL_0_CAN_OFF</b>, 
<br />
&#160;&#160;<b>SBC_BUS_CTRL_0_CAN_WAKECAPABLE_SWK</b>, 
<b>SBC_BUS_CTRL_0_CAN_RECEIVEONLY_SWK</b>, 
<b>SBC_BUS_CTRL_0_CAN_NORMAL_SWK</b>
<br />
 }</td></tr>
<tr class="separator:a05589fbab0657f08285ebdfe93f5ec9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16af7b253440dadd46a80a4b9fddba4d"><td class="memItemLeft" align="right" valign="top"><a id="a16af7b253440dadd46a80a4b9fddba4d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>WK_CTRL_0_TIMER_WK_EN_WAKEUP_DISABLED</b> = 0x00U, 
<b>WK_CTRL_0_TIMER_WK_EN_WAKESOURCE</b>
 }</td></tr>
<tr class="separator:a16af7b253440dadd46a80a4b9fddba4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba01db17f4a2bfbc3db60dc172972a25"><td class="memItemLeft" align="right" valign="top"><a id="aba01db17f4a2bfbc3db60dc172972a25"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WD_STM_EN_1_WATCHDOG_STOPMPDE</b> = 0x00U, 
<b>SBC_WD_STM_EN_1_NOWATCHDOG_STOPMODE</b>
 }</td></tr>
<tr class="separator:aba01db17f4a2bfbc3db60dc172972a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf105ae5beaca1dee30ae54530691fce"><td class="memItemLeft" align="right" valign="top"><a id="aaf105ae5beaca1dee30ae54530691fce"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_INT_GLOBAL_WAKESOURCES_ONLY</b> = 0x00U, 
<b>SBC_INT_GLOBAL_ALLINFORMATIONBITS</b>
 }</td></tr>
<tr class="separator:aaf105ae5beaca1dee30ae54530691fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80155586fa275b28773c9b203f52caba"><td class="memItemLeft" align="right" valign="top"><a id="a80155586fa275b28773c9b203f52caba"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WK_MEAS_WK_AS_WAKEUP</b> = 0x00U, 
<b>SBC_WK_MEAS_WK_AS_VOLTAGESENSING</b>
 }</td></tr>
<tr class="separator:a80155586fa275b28773c9b203f52caba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b7b47dd702d9e331586d485013fd1ea"><td class="memItemLeft" align="right" valign="top"><a id="a6b7b47dd702d9e331586d485013fd1ea"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WK_EN_WAKEUP_DISABLED</b> = 0x00U, 
<b>SBC_WK_EN_WAKEUP_ENABLED</b>
 }</td></tr>
<tr class="separator:a6b7b47dd702d9e331586d485013fd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9bdc3014f3d54c426b6d2df10de4960"><td class="memItemLeft" align="right" valign="top"><a id="af9bdc3014f3d54c426b6d2df10de4960"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_GPIO_WK_PUPD_NOPULLING</b> = 0x00U, 
<b>SBC_GPIO_WK_PUPD_PULLDOWN</b>, 
<b>SBC_GPIO_WK_PUPD_PULLUP</b>, 
<b>SBC_GPIO_WK_PUPD_AUTOMATIC_PULLING</b>
 }</td></tr>
<tr class="separator:af9bdc3014f3d54c426b6d2df10de4960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb49720dc49f7d4e4cf9adbf2948e409"><td class="memItemLeft" align="right" valign="top"><a id="adb49720dc49f7d4e4cf9adbf2948e409"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WK_PUPD_NOPULLING</b> = 0x00U, 
<b>SBC_WK_PUPD_PULLDOWN</b>, 
<b>SBC_WK_PUPD_PULLUP</b>, 
<b>SBC_WK_PUPD_AUTOMATIC_PULLING</b>
 }</td></tr>
<tr class="separator:adb49720dc49f7d4e4cf9adbf2948e409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae05225933a42f81e7c4a9fb286596f9"><td class="memItemLeft" align="right" valign="top"><a id="aae05225933a42f81e7c4a9fb286596f9"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CAN_FLASH_DISABLED</b> = 0x00U, 
<b>SBC_CAN_FLASH_ENABLED</b>
 }</td></tr>
<tr class="separator:aae05225933a42f81e7c4a9fb286596f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fca1837c5ce7715cbf571669660c13"><td class="memItemLeft" align="right" valign="top"><a id="a39fca1837c5ce7715cbf571669660c13"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_TIMER_ON_TIMEROFF_HSX_LOW</b> = 0x00U, 
<b>SBC_TIMER_ON_100US</b>, 
<b>SBC_TIMER_ON_300US</b>, 
<b>SBC_TIMER_ON_1MS</b>, 
<br />
&#160;&#160;<b>SBC_TIMER_ON_10MS</b>, 
<b>SBC_TIMER_ON_20MS</b>, 
<b>SBC_TIMER_ON_TIMEROFF_HSX_HIGH</b>
<br />
 }</td></tr>
<tr class="separator:a39fca1837c5ce7715cbf571669660c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8fd5f0e57d456151c951e0f3715fc4"><td class="memItemLeft" align="right" valign="top"><a id="aaf8fd5f0e57d456151c951e0f3715fc4"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_TIMER_PER_10MS</b> = 0x00U, 
<b>SBC_TIMER_PER_20MS</b>, 
<b>SBC_TIMER_PER_50MS</b>, 
<b>SBC_TIMER_PER_100MS</b>, 
<br />
&#160;&#160;<b>SBC_TIMER_PER_200MS</b>, 
<b>SBC_TIMER_PER_500MS</b>, 
<b>SBC_TIMER_PER_1S</b>, 
<b>SBC_TIMER_PER_2S</b>, 
<br />
&#160;&#160;<b>SBC_TIMER_PER_5S</b>, 
<b>SBC_TIMER_PER_10S</b>, 
<b>SBC_TIMER_PER_20S</b>, 
<b>SBC_TIMER_PER_50S</b>, 
<br />
&#160;&#160;<b>SBC_TIMER_PER_100S</b>, 
<b>SBC_TIMER_PER_200S</b>, 
<b>SBC_TIMER_PER_500S</b>, 
<b>SBC_TIMER_PER_1000S</b>
<br />
 }</td></tr>
<tr class="separator:aaf8fd5f0e57d456151c951e0f3715fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94798fdadfbf49a7c658ace669a1d310"><td class="memItemLeft" align="right" valign="top"><a id="a94798fdadfbf49a7c658ace669a1d310"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_RSTN_HYS_DEFAULT</b> = 0x00U, 
<b>SBC_RSTN_HYS_HIGHEST_VRT</b>
 }</td></tr>
<tr class="separator:a94798fdadfbf49a7c658ace669a1d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d5251432e1a9e6803c0240cc492e18"><td class="memItemLeft" align="right" valign="top"><a id="ae4d5251432e1a9e6803c0240cc492e18"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TSD2_DEL_NO_WAIT_RELEASE_EXTENSION</b> = 0x00U, 
<b>SBC_TSD2_DEL_64S_AFTER_16_TSD2_EVENTS</b>
 }</td></tr>
<tr class="separator:ae4d5251432e1a9e6803c0240cc492e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff5f2dff38e7639981794c43dc9167b"><td class="memItemLeft" align="right" valign="top"><a id="a7ff5f2dff38e7639981794c43dc9167b"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_RSTN_DEL_TRD1</b> = 0x00U, 
<b>SBC_RSTN_DEL_TRD2</b>
 }</td></tr>
<tr class="separator:a7ff5f2dff38e7639981794c43dc9167b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabfcbcb5ac86a1edac4035264bc7d2b8"><td class="memItemLeft" align="right" valign="top"><a id="aabfcbcb5ac86a1edac4035264bc7d2b8"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CFG_LOCK_0_NOTLOCKED</b> = 0x00U, 
<b>SBC_CFG_LOCK_0_LOCKED</b>
 }</td></tr>
<tr class="separator:aabfcbcb5ac86a1edac4035264bc7d2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d76b81b0ad4c19007a781d4edb8181f"><td class="memItemLeft" align="right" valign="top"><a id="a5d76b81b0ad4c19007a781d4edb8181f"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_2MHZ_FREQ_1_8_MHZ</b> = 0x00U, 
<b>SBC_2MHZ_FREQ_2_0_MHZ</b>, 
<b>SBC_2MHZ_FREQ_2_2_MHZ</b>, 
<b>SBC_2MHZ_FREQ_2_4_MHZ</b>
 }</td></tr>
<tr class="separator:a5d76b81b0ad4c19007a781d4edb8181f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac34dfe6c6b73b43a4656c9dce041034"><td class="memItemLeft" align="right" valign="top"><a id="aac34dfe6c6b73b43a4656c9dce041034"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_I_PEAK_TH_LOW</b> = 0x00U, 
<b>SBC_I_PEAK_TH_HIGH</b>
 }</td></tr>
<tr class="separator:aac34dfe6c6b73b43a4656c9dce041034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed680fdb405e7195d9f14032851eebb"><td class="memItemLeft" align="right" valign="top"><a id="a0ed680fdb405e7195d9f14032851eebb"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SS_MOD_FR_DISABLED</b> = 0x00U, 
<b>SBC_SS_MOD_FR_15_6KHZ</b>, 
<b>SBC_SS_MOD_FR_31_2KHZ</b>, 
<b>SBC_SS_MOD_FR_62_5KHZ</b>
 }</td></tr>
<tr class="separator:a0ed680fdb405e7195d9f14032851eebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0944a4353780132eeab7b06e3e42291d"><td class="memItemLeft" align="right" valign="top"><a id="a0944a4353780132eeab7b06e3e42291d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CFG_LOCK_1_NOTLOCKED</b> = 0x00U, 
<b>SBC_CFG_LOCK_1_LOCKED</b>
 }</td></tr>
<tr class="separator:a0944a4353780132eeab7b06e3e42291d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4790f45dcc812c1b00184a2edccdddf5"><td class="memItemLeft" align="right" valign="top"><a id="a4790f45dcc812c1b00184a2edccdddf5"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_GPIO_FO</b> = 0x00U, 
<b>SBC_GPIO_HSS_TIMER</b> = 0x03U, 
<b>SBC_GPIO_OFF</b>, 
<b>SBC_GPIO_WAKE_INPUT</b>, 
<br />
&#160;&#160;<b>SBC_GPIO_LSS_PWM</b>, 
<b>SBC_GPIO_HSS_PWM</b>
<br />
 }</td></tr>
<tr class="separator:a4790f45dcc812c1b00184a2edccdddf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caf8d8f829279fba122163d961608a4"><td class="memItemLeft" align="right" valign="top"><a id="a4caf8d8f829279fba122163d961608a4"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_PWM_DC_0</b> = 0x00U, 
<b>SBC_PWM_DC_10</b> = 0x19U, 
<b>SBC_PWM_DC_20</b> = 0x51U, 
<b>SBC_PWM_DC_30</b> = 0x4DU, 
<br />
&#160;&#160;<b>SBC_PWM_DC_40</b> = 0x66U, 
<b>SBC_PWM_DC_50</b> = 0x80U, 
<b>SBC_PWM_DC_60</b> = 0x99U, 
<b>SBC_PWM_DC_70</b> = 0xB3U, 
<br />
&#160;&#160;<b>SBC_PWM_DC_80</b> = 0xCCU, 
<b>SBC_PWM_DC_90</b> = 0xE6U, 
<b>SBC_PWM_DC_100</b> = 0xFFU
<br />
 }</td></tr>
<tr class="separator:a4caf8d8f829279fba122163d961608a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a58e29e8dbf2b5bdeb775cba46556e"><td class="memItemLeft" align="right" valign="top"><a id="a96a58e29e8dbf2b5bdeb775cba46556e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_PWM_FREQ_100HZ</b> = 0x00U, 
<b>SBC_PWM_FREQ_200HZ</b>, 
<b>SBC_PWM_FREQ_325HZ</b>, 
<b>SBC_PWM_FREQ_400HZ</b>
 }</td></tr>
<tr class="separator:a96a58e29e8dbf2b5bdeb775cba46556e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48899087cc647f0f791ed0c459adc53"><td class="memItemLeft" align="right" valign="top"><a id="ab48899087cc647f0f791ed0c459adc53"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TSD_THR_DEFAULT</b> = 0x00U, 
<b>SBC_TSD_THR_HIGHER</b>
 }</td></tr>
<tr class="separator:ab48899087cc647f0f791ed0c459adc53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458e651af6690959efa2afb96be7d609"><td class="memItemLeft" align="right" valign="top"><a id="a458e651af6690959efa2afb96be7d609"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_ICC1_LIM_ADJ_750MA</b> = 0x00U, 
<b>SBC_ICC1_LIM_ADJ_1000MA</b>, 
<b>SBC_ICC1_LIM_ADJ_1200MA</b>, 
<b>SBC_ICC1_LIM_ADJ_1500MA</b>
 }</td></tr>
<tr class="separator:a458e651af6690959efa2afb96be7d609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9aebf1de3ebbf4283a4dcf73308562"><td class="memItemLeft" align="right" valign="top"><a id="a1f9aebf1de3ebbf4283a4dcf73308562"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_OSC_CAL_DISABLED</b> = 0x00U, 
<b>SBC_OSC_CAL_ENABLED</b>
 }</td></tr>
<tr class="separator:a1f9aebf1de3ebbf4283a4dcf73308562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77867ab4129f63159b37bca3b652a798"><td class="memItemLeft" align="right" valign="top"><a id="a77867ab4129f63159b37bca3b652a798"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TRIM_EN_LOCKED</b> = 0x00U, 
<b>SBC_TRIM_EN_UNLOCKED</b> = 0x03U
 }</td></tr>
<tr class="separator:a77867ab4129f63159b37bca3b652a798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16685eea158879e41b101ca3634de462"><td class="memItemLeft" align="right" valign="top"><a id="a16685eea158879e41b101ca3634de462"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CANTO_MASK_NOINT</b> = 0x00U, 
<b>SBC_CANTO_MASK_INT_ON_TO</b>
 }</td></tr>
<tr class="separator:a16685eea158879e41b101ca3634de462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2970898e8a43ce21e1cc510d49f1b89d"><td class="memItemLeft" align="right" valign="top"><a id="a2970898e8a43ce21e1cc510d49f1b89d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CFG_VAL_NOTVALID</b> = 0x00U, 
<b>SBC_CFG_VAL_VALID</b>
 }</td></tr>
<tr class="separator:a2970898e8a43ce21e1cc510d49f1b89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa231099d07583c3ed0981e0bb665f55"><td class="memItemLeft" align="right" valign="top"><a id="afa231099d07583c3ed0981e0bb665f55"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_RTR_NORMAL_DATA_FRAME</b> = 0x00U, 
<b>SBC_RTR_REMOTE_TRANSMIT_REQUEST</b>
 }</td></tr>
<tr class="separator:afa231099d07583c3ed0981e0bb665f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394b3903fbf00ba2b6243f60689a5a5f"><td class="memItemLeft" align="right" valign="top"><a id="a394b3903fbf00ba2b6243f60689a5a5f"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_IDE_STANDARD</b> = 0x00U, 
<b>SBC_IDE_EXTENDED</b>
 }</td></tr>
<tr class="separator:a394b3903fbf00ba2b6243f60689a5a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac205be2172292384dd687b5471a87edd"><td class="memItemLeft" align="right" valign="top"><a id="ac205be2172292384dd687b5471a87edd"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_DLC_0BYTES</b> = 0x00U, 
<b>SBC_DLC_1BYTES</b>, 
<b>SBC_DLC_2BYTES</b>, 
<b>SBC_DLC_3BYTES</b>, 
<br />
&#160;&#160;<b>SBC_DLC_4BYTES</b>, 
<b>SBC_DLC_5BYTES</b>, 
<b>SBC_DLC_6BYTES</b>, 
<b>SBC_DLC_7BYTES</b>, 
<br />
&#160;&#160;<b>SBC_DLC_8BYTES</b>
<br />
 }</td></tr>
<tr class="separator:ac205be2172292384dd687b5471a87edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157d5577a5b2f5986037d0d09c7dc77d"><td class="memItemLeft" align="right" valign="top"><a id="a157d5577a5b2f5986037d0d09c7dc77d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_DIS_ERR_CNT_ENABLED</b> = 0x00U, 
<b>SBC_DIS_ERR_CNT_DISABLED</b>
 }</td></tr>
<tr class="separator:a157d5577a5b2f5986037d0d09c7dc77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb9092bcdeada2d206bdc74afbbe122"><td class="memItemLeft" align="right" valign="top"><a id="a1fb9092bcdeada2d206bdc74afbbe122"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_RX_FILT_BYP_NOTBYPASSED</b> = 0x00U, 
<b>SBC_RX_FILT_BYP_BYPASSED</b>
 }</td></tr>
<tr class="separator:a1fb9092bcdeada2d206bdc74afbbe122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84627a72058502328269676b81780f89"><td class="memItemLeft" align="right" valign="top"><a id="a84627a72058502328269676b81780f89"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_FD_FILTER_50NS</b> = 0x00U, 
<b>SBC_FD_FILTER_100NS</b>, 
<b>SBC_FD_FILTER_150NS</b>, 
<b>SBC_FD_FILTER_200NS</b>, 
<br />
&#160;&#160;<b>SBC_FD_FILTER_250NS</b>, 
<b>SBC_FD_FILTER_300NS</b>, 
<b>SBC_FD_FILTER_350NS</b>, 
<b>SBC_FD_FILTER_700NS</b>
<br />
 }</td></tr>
<tr class="separator:a84627a72058502328269676b81780f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3520ff6d43011872bab77edd27d4de3"><td class="memItemLeft" align="right" valign="top"><a id="af3520ff6d43011872bab77edd27d4de3"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CAN_FD_EN_DISABLED</b> = 0x00U, 
<b>SBC_CAN_FD_EN_ENABLED</b>
 }</td></tr>
<tr class="separator:af3520ff6d43011872bab77edd27d4de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a3b6a5d0d3244ed73924ab2421a0d0"><td class="memItemLeft" align="right" valign="top"><a id="ae8a3b6a5d0d3244ed73924ab2421a0d0"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_RX_WK_SEL_LOWPOWER</b> = 0x00U, 
<b>SBC_RX_WK_SEL_STANDARD</b>
 }</td></tr>
<tr class="separator:ae8a3b6a5d0d3244ed73924ab2421a0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af715e26dfffd1f8de1c18449e2770cff"><td class="memItemLeft" align="right" valign="top"><a id="af715e26dfffd1f8de1c18449e2770cff"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SEL_FILT_TC8</b> = 0x00U, 
<b>SBC_SEL_FILT_TC16</b>, 
<b>SBC_SEL_FILT_TC32</b>, 
<b>SBC_SEL_FILT_ADAPT</b>
 }</td></tr>
<tr class="separator:af715e26dfffd1f8de1c18449e2770cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb730582952b7ceec73d7dc9bf7bef39"><td class="memItemLeft" align="right" valign="top"><a id="afb730582952b7ceec73d7dc9bf7bef39"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CDR_EN_DISABLED</b> = 0x00U, 
<b>SBC_CDR_EN_ENABLED</b>
 }</td></tr>
<tr class="separator:afb730582952b7ceec73d7dc9bf7bef39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afccd240f973cf154952fb917c9209719"><td class="memItemLeft" align="right" valign="top"><a id="afccd240f973cf154952fb917c9209719"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SEL_OSC_CLK_80MHZ</b> = 0x00U, 
<b>SBC_SEL_OSC_CLK_40MHZ</b>, 
<b>SBC_SEL_OSC_CLK_20MHZ</b>, 
<b>SBC_SEL_OSC_CLK_10MHZ</b>
 }</td></tr>
<tr class="separator:afccd240f973cf154952fb917c9209719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc2e4244ca368f68e5746185eda6c4a"><td class="memItemLeft" align="right" valign="top"><a id="a7cc2e4244ca368f68e5746185eda6c4a"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VS_UV_NOEVENT</b> = 0x00U, 
<b>SBC_VS_UV_EVENT</b>
 }</td></tr>
<tr class="separator:a7cc2e4244ca368f68e5746185eda6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedcf2109f459315e1a7f2af73ec9b603"><td class="memItemLeft" align="right" valign="top"><a id="aedcf2109f459315e1a7f2af73ec9b603"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VS_OV_NOEVENT</b> = 0x00U, 
<b>SBC_VS_OV_EVENT</b>
 }</td></tr>
<tr class="separator:aedcf2109f459315e1a7f2af73ec9b603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900dca9b26de42491763226e12dcd47b"><td class="memItemLeft" align="right" valign="top"><a id="a900dca9b26de42491763226e12dcd47b"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_OV_NOEVENT</b> = 0x00U, 
<b>SBC_VCC1_OV_EVENT</b>
 }</td></tr>
<tr class="separator:a900dca9b26de42491763226e12dcd47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be3860693af99a6c1da72580097294c"><td class="memItemLeft" align="right" valign="top"><a id="a1be3860693af99a6c1da72580097294c"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_UV_PREWARN_NOEVENT</b> = 0x00U, 
<b>SBC_VCC1_UV_PREWARN_EVENT</b>
 }</td></tr>
<tr class="separator:a1be3860693af99a6c1da72580097294c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9420823bfeba78fce625fc105e3b01d"><td class="memItemLeft" align="right" valign="top"><a id="ac9420823bfeba78fce625fc105e3b01d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_POR_NOEVENT</b> = 0x00U, 
<b>SBC_POR_EVENT</b>
 }</td></tr>
<tr class="separator:ac9420823bfeba78fce625fc105e3b01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa9be5679ab03d785820f2474c5ccc6e"><td class="memItemLeft" align="right" valign="top"><a id="afa9be5679ab03d785820f2474c5ccc6e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC2_OT_NOEVENT</b> = 0x00U, 
<b>SBC_VCC2_OT_EVENT</b>
 }</td></tr>
<tr class="separator:afa9be5679ab03d785820f2474c5ccc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dceca96ec2c7a1b4aa211264a87ef6"><td class="memItemLeft" align="right" valign="top"><a id="ae6dceca96ec2c7a1b4aa211264a87ef6"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC2_UV_NOEVENT</b> = 0x00U, 
<b>SBC_VCC2_UV_EVENT</b>
 }</td></tr>
<tr class="separator:ae6dceca96ec2c7a1b4aa211264a87ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a0f36da7f9eaaf54bd05cc2bf49173"><td class="memItemLeft" align="right" valign="top"><a id="a56a0f36da7f9eaaf54bd05cc2bf49173"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_SC_NOEVENT</b> = 0x00U, 
<b>SBC_VCC1_SC_TO_GND_EVENT</b>
 }</td></tr>
<tr class="separator:a56a0f36da7f9eaaf54bd05cc2bf49173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa156d1cebb38c8a65846c4d9c006012a"><td class="memItemLeft" align="right" valign="top"><a id="aa156d1cebb38c8a65846c4d9c006012a"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCC1_UV_NOEVENT</b> = 0x00U, 
<b>SBC_VCC1_UV_EVENT</b>
 }</td></tr>
<tr class="separator:aa156d1cebb38c8a65846c4d9c006012a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8654c714018c6241d9ebd01f3fb5a26"><td class="memItemLeft" align="right" valign="top"><a id="af8654c714018c6241d9ebd01f3fb5a26"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TSD2_SAFE_NOSAFESTATE</b> = 0x00U, 
<b>SBC_TSD2_SAFE_SAFESTATE_DETECTED</b>
 }</td></tr>
<tr class="separator:af8654c714018c6241d9ebd01f3fb5a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f80701c36e79c0640d91c788feee0b3"><td class="memItemLeft" align="right" valign="top"><a id="a2f80701c36e79c0640d91c788feee0b3"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TSD2_NOEVENT</b> = 0x00U, 
<b>SBC_TSD2_EVENT</b>
 }</td></tr>
<tr class="separator:a2f80701c36e79c0640d91c788feee0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a531c35e38ede3ea4e5ba5afb24b29493"><td class="memItemLeft" align="right" valign="top"><a id="a531c35e38ede3ea4e5ba5afb24b29493"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TSD1_NOEVENT</b> = 0x00U, 
<b>SBC_TSD1_EVENT</b>
 }</td></tr>
<tr class="separator:a531c35e38ede3ea4e5ba5afb24b29493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9334a5b9057f32da96db9b5c6a045d67"><td class="memItemLeft" align="right" valign="top"><a id="a9334a5b9057f32da96db9b5c6a045d67"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TPW_NOEVENT</b> = 0x00U, 
<b>SBC_TPW_EVENT</b>
 }</td></tr>
<tr class="separator:a9334a5b9057f32da96db9b5c6a045d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8628933cde20921c453a6d2607bdad62"><td class="memItemLeft" align="right" valign="top"><a id="a8628933cde20921c453a6d2607bdad62"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_DEV_STAT_CLEARED</b> = 0x00U, 
<b>SBC_DEV_STAT_RESTART_AFTER_FAIL</b>, 
<b>SBC_DEV_STAT_SLEEP_MODE</b>
 }</td></tr>
<tr class="separator:a8628933cde20921c453a6d2607bdad62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade9ca5088d171ad20b4c237f1c2d6260"><td class="memItemLeft" align="right" valign="top"><a id="ade9ca5088d171ad20b4c237f1c2d6260"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WD_FAIL_NOFAIL</b> = 0x00U, 
<b>SBC_WD_FAIL_1FAIL</b>, 
<b>SBC_WD_FAIL_2FAIL</b>
 }</td></tr>
<tr class="separator:ade9ca5088d171ad20b4c237f1c2d6260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e93d8eae633734dfeb29e24a1f3a7c0"><td class="memItemLeft" align="right" valign="top"><a id="a9e93d8eae633734dfeb29e24a1f3a7c0"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SPI_FAIL_NOEVENT</b> = 0x00U, 
<b>SBC_SPI_FAIL_EVENT</b>
 }</td></tr>
<tr class="separator:a9e93d8eae633734dfeb29e24a1f3a7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8e1c282570d629a6b603a94a4650d6"><td class="memItemLeft" align="right" valign="top"><a id="aeb8e1c282570d629a6b603a94a4650d6"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_FAILURE_NOEVENT</b> = 0x00U, 
<b>SBC_FAILURE_EVENT</b>
 }</td></tr>
<tr class="separator:aeb8e1c282570d629a6b603a94a4650d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a109bfaad92bd6d348dab484aec11edbb"><td class="memItemLeft" align="right" valign="top"><a id="a109bfaad92bd6d348dab484aec11edbb"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CANTO_NORMAL</b> = 0x00U, 
<b>SBC_CANTO_TIMEOUT</b>
 }</td></tr>
<tr class="separator:a109bfaad92bd6d348dab484aec11edbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550cb4231d535863c55643bbd2d3c6ba"><td class="memItemLeft" align="right" valign="top"><a id="a550cb4231d535863c55643bbd2d3c6ba"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SYSERR_NOEVENT</b> = 0x00U, 
<b>SBC_SYSERR_DETECTED</b>
 }</td></tr>
<tr class="separator:a550cb4231d535863c55643bbd2d3c6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e8bc15645f9d99ab91a152bb3dc8ce"><td class="memItemLeft" align="right" valign="top"><a id="a83e8bc15645f9d99ab91a152bb3dc8ce"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CAN_FAIL_NO_FAIL</b> = 0x00U, 
<b>SBC_CAN_FAIL_TSD</b>, 
<b>SBC_CAN_FAIL_TXD_DOM_TO</b>, 
<b>SBC_CAN_FAIL_BUS_DOM_TO</b>
 }</td></tr>
<tr class="separator:a83e8bc15645f9d99ab91a152bb3dc8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c01102755fc7d1c810bb0b0635fa90"><td class="memItemLeft" align="right" valign="top"><a id="a68c01102755fc7d1c810bb0b0635fa90"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_VCAN_UV_NOEVENT</b> = 0x00U, 
<b>SBC_VCAN_UV_EVENT</b>
 }</td></tr>
<tr class="separator:a68c01102755fc7d1c810bb0b0635fa90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa618c4d8c29ef4efe6f10c741fb1f47a"><td class="memItemLeft" align="right" valign="top"><a id="aa618c4d8c29ef4efe6f10c741fb1f47a"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CAN_WU_NOEVENT</b> = 0x00U, 
<b>SBC_CAN_WU_EVENT</b>
 }</td></tr>
<tr class="separator:aa618c4d8c29ef4efe6f10c741fb1f47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63240694c6dc2a28c24bfc2db90ad7a"><td class="memItemLeft" align="right" valign="top"><a id="ad63240694c6dc2a28c24bfc2db90ad7a"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_TIMER_WU_NOEVENT</b> = 0x00U, 
<b>SBC_TIMER_WU_EVENT</b>
 }</td></tr>
<tr class="separator:ad63240694c6dc2a28c24bfc2db90ad7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7859c0a3efa8b1c360f5c2376baf051e"><td class="memItemLeft" align="right" valign="top"><a id="a7859c0a3efa8b1c360f5c2376baf051e"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WK_WU_NOEVENT</b> = 0x00U, 
<b>SBC_WK_WU_EVENT</b>
 }</td></tr>
<tr class="separator:a7859c0a3efa8b1c360f5c2376baf051e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e9f285d34216706a748fd7ba8941b7"><td class="memItemLeft" align="right" valign="top"><a id="a79e9f285d34216706a748fd7ba8941b7"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_GPIO_WK_WU_NOEVENT</b> = 0x00U, 
<b>SBC_GPIO_WK_WU_EVENT</b>
 }</td></tr>
<tr class="separator:a79e9f285d34216706a748fd7ba8941b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe974f22edeef8189603ba75fd90ff3c"><td class="memItemLeft" align="right" valign="top"><a id="abe974f22edeef8189603ba75fd90ff3c"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_DEV_LVL_NORMAL</b> = 0x00U, 
<b>SBC_DEV_LVL_DEVELOPMENT_MODE</b>
 }</td></tr>
<tr class="separator:abe974f22edeef8189603ba75fd90ff3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b70d876770ccff427513794d6b0b2a7"><td class="memItemLeft" align="right" valign="top"><a id="a1b70d876770ccff427513794d6b0b2a7"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CFG0_STATE_CONFIG_2_4</b> = 0x00U, 
<b>SBC_CFG0_STATE_CONFIG_1_3</b>
 }</td></tr>
<tr class="separator:a1b70d876770ccff427513794d6b0b2a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ad55be767ca0a42c9150d24618e4ca"><td class="memItemLeft" align="right" valign="top"><a id="a70ad55be767ca0a42c9150d24618e4ca"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_GPIO_LVL_LOW</b> = 0x00U, 
<b>SBC_GPIO_LVL_HIGH</b>
 }</td></tr>
<tr class="separator:a70ad55be767ca0a42c9150d24618e4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4213b1f9d54da7c7e36bde32fc7c80"><td class="memItemLeft" align="right" valign="top"><a id="a4b4213b1f9d54da7c7e36bde32fc7c80"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WK_LVL_LOW</b> = 0x00U, 
<b>SBC_WK_LVL_HIGH</b>
 }</td></tr>
<tr class="separator:a4b4213b1f9d54da7c7e36bde32fc7c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memItemLeft" align="right" valign="top"><a id="aa491173a6b1628f4ff82067b2e1ceaa9"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_GPIO_OC_NOEVENT</b> = 0x00U, 
<b>SBC_GPIO_OC_EVENT</b>
 }</td></tr>
<tr class="separator:aa491173a6b1628f4ff82067b2e1ceaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3babbf89cae9b856a12864a41506efbd"><td class="memItemLeft" align="right" valign="top"><a id="a3babbf89cae9b856a12864a41506efbd"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_GPIO_OL_NOEVENT</b> = 0x00U, 
<b>SBC_GPIO_OL_EVENT</b>
 }</td></tr>
<tr class="separator:a3babbf89cae9b856a12864a41506efbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57e16cd48de3b9a989056ff8df26f84"><td class="memItemLeft" align="right" valign="top"><a id="aa57e16cd48de3b9a989056ff8df26f84"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SYNC_NOT_SYNCHRONOUS</b> = 0x00U, 
<b>SBC_SYNC_VALID_FRAME_RECEIVED</b>
 }</td></tr>
<tr class="separator:aa57e16cd48de3b9a989056ff8df26f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634f9f55e799f3052a34590f08100017"><td class="memItemLeft" align="right" valign="top"><a id="a634f9f55e799f3052a34590f08100017"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_CANSIL_NOT_EXCEEDED</b> = 0x00U, 
<b>SBC_CANSIL_EXCEEDED</b>
 }</td></tr>
<tr class="separator:a634f9f55e799f3052a34590f08100017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39a415800ebd0d977c477376649649b"><td class="memItemLeft" align="right" valign="top"><a id="ab39a415800ebd0d977c477376649649b"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_SWK_SET_SWK_NOT_ACTIVE</b> = 0x00U, 
<b>SBC_SWK_SET_SWK_ACTIVE</b>
 }</td></tr>
<tr class="separator:ab39a415800ebd0d977c477376649649b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33c78feb670de33d2abf21ec0624531"><td class="memItemLeft" align="right" valign="top"><a id="ae33c78feb670de33d2abf21ec0624531"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WUP_NO_WUP</b> = 0x00U, 
<b>SBC_WUP_DETECTED</b>
 }</td></tr>
<tr class="separator:ae33c78feb670de33d2abf21ec0624531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950bf8e3371138ceb9649d45e9a96340"><td class="memItemLeft" align="right" valign="top"><a id="a950bf8e3371138ceb9649d45e9a96340"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_WUF_NO_WUF</b> = 0x00U, 
<b>SBC_WUF_DETECTED</b>
 }</td></tr>
<tr class="separator:a950bf8e3371138ceb9649d45e9a96340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a77d65f4abba81d4456fa6ba8136e24"><td class="memItemLeft" align="right" valign="top"><a id="a5a77d65f4abba81d4456fa6ba8136e24"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_ECNT_NOEVENT</b> = 0x00U, 
<b>SBC_ECNT_31_FRAME_ERRORS</b> = 0x1FU, 
<b>SBC_ECNT_ERROR_OVERFLOW</b> = 0x20U
 }</td></tr>
<tr class="separator:a5a77d65f4abba81d4456fa6ba8136e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad393aa3e173d7f081ab4bbc6ba5027d"><td class="memItemLeft" align="right" valign="top"><a id="aad393aa3e173d7f081ab4bbc6ba5027d"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SBC_FAM_DRIVER</b> = 0x01U, 
<b>SBC_FAM_DCDC</b>, 
<b>SBC_FAM_MIDRANGE</b>, 
<b>SBC_FAM_MULTICAN</b>, 
<br />
&#160;&#160;<b>SBC_FAM_LITE</b>, 
<b>SBC_FAM_MIDRANGEPLUS</b> = 0x07U
<br />
 }</td></tr>
<tr class="separator:aad393aa3e173d7f081ab4bbc6ba5027d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f126a0a9b1d8c6a8f46a051ef8830bb"><td class="memItemLeft" align="right" valign="top"><a id="a4f126a0a9b1d8c6a8f46a051ef8830bb"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <b>SBC_PROD_TLE9461</b> = 0x06U, 
<b>SBC_PROD_TLE9461V33</b>, 
<b>SBC_PROD_TLE9471</b> = 0x0EU, 
<b>SBC_PROD_TLE9471V33</b>
 }</td></tr>
<tr class="separator:a4f126a0a9b1d8c6a8f46a051ef8830bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Main header declaration file for TLE94x1 SBC family device. </p>
<dl class="section version"><dt>Version</dt><dd>V1.0.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>15. April 2019 </dd></dl>
<dl class="section author"><dt>Author</dt><dd>Markus Noll / <a href="#" onclick="location.href='mai'+'lto:'+'mar'+'ku'+'s.n'+'ol'+'l@i'+'nf'+'ine'+'on'+'.co'+'m'; return false;">marku<span style="display: none;">.nosp@m.</span>s.no<span style="display: none;">.nosp@m.</span>ll@in<span style="display: none;">.nosp@m.</span>fine<span style="display: none;">.nosp@m.</span>on.co<span style="display: none;">.nosp@m.</span>m</a> </dd>
<dd>
Yannek Micha Rixen / <a href="#" onclick="location.href='mai'+'lto:'+'Yan'+'ne'+'k.R'+'ix'+'en@'+'in'+'fin'+'eo'+'n.c'+'om'; return false;">Yanne<span style="display: none;">.nosp@m.</span>k.Ri<span style="display: none;">.nosp@m.</span>xen@i<span style="display: none;">.nosp@m.</span>nfin<span style="display: none;">.nosp@m.</span>eon.c<span style="display: none;">.nosp@m.</span>om</a> </dd></dl>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="_t_l_e94x1___d_e_f_i_n_e_s_8h.html">TLE94x1_DEFINES.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
