{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1465169920914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1465169920914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 05 16:38:40 2016 " "Processing started: Sun Jun 05 16:38:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1465169920914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169920914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169920914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1465169921937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1465169921938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xoroperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file xoroperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xorOperation " "Found entity 1: xorOperation" {  } { { "xorOperation.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/xorOperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt.sv 1 1 " "Found 1 design units, including 1 entities, in source file slt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT " "Found entity 1: SLT" {  } { { "SLT.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.sv 1 1 " "Found 1 design units, including 1 entities, in source file sll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SLL.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleregistermod.v 1 1 " "Found 1 design units, including 1 entities, in source file singleregistermod.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleRegisterMod " "Found entity 1: singleRegisterMod" {  } { { "singleRegisterMod.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/singleRegisterMod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextended.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextended.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtended " "Found entity 1: signExtended" {  } { { "signExtended.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/signExtended.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rwdemux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rwdemux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rwDemux " "Found entity 1: rwDemux" {  } { { "rwDemux.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/rwDemux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerrow.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerrow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerRow " "Found entity 1: registerRow" {  } { { "registerRow.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerRow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerblock.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerblock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerBlock " "Found entity 1: registerBlock" {  } { { "registerBlock.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerBlock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfilememory.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfilememory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regFileMemory " "Found entity 1: regFileMemory" {  } { { "regFileMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/regFileMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file regdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDisplay " "Found entity 1: regDisplay" {  } { { "regDisplay.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/regDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partialfulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file partialfulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 partialFullAdder " "Found entity 1: partialFullAdder" {  } { { "partialFullAdder.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/partialFullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oroperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file oroperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 orOperation " "Found entity 1: orOperation" {  } { { "orOperation.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/orOperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux32_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_5 " "Found entity 1: mux32_5" {  } { { "mux32_5.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/mux32_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_5bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1_5bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1_5bit " "Found entity 1: mux2_1_5bit" {  } { { "mux2_1_5bit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/mux2_1_5bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931921 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoryDataReg.v(6) " "Verilog HDL warning at memoryDataReg.v(6): extended using \"x\" or \"z\"" {  } { { "memoryDataReg.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/memoryDataReg.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465169931922 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "memoryDataReg.v(7) " "Verilog HDL warning at memoryDataReg.v(7): extended using \"x\" or \"z\"" {  } { { "memoryDataReg.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/memoryDataReg.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465169931923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorydatareg.v 1 1 " "Found 1 design units, including 1 entities, in source file memorydatareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryDataReg " "Found entity 1: memoryDataReg" {  } { { "memoryDataReg.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/memoryDataReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaddrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryaddrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAddrReg " "Found entity 1: memoryAddrReg" {  } { { "memoryAddrReg.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/memoryAddrReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/instruction_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDisplay " "Found entity 1: hexDisplay" {  } { { "hexDisplay.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/hexDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/fullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "Dflipflop.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/Dflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_32_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux1_32_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_32_1bit " "Found entity 1: demux1_32_1bit" {  } { { "demux1_32_1bit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_32 " "Found entity 1: demux1_32" {  } { { "demux1_32.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2_1bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2_1bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2_1bit " "Found entity 1: demux1_2_1bit" {  } { { "demux1_2_1bit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/demux1_2_1bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux1_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file demux1_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 demux1_2 " "Found entity 1: demux1_2" {  } { { "demux1_2.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/demux1_2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(26) " "Verilog HDL warning at dataMemory.sv(26): extended using \"x\" or \"z\"" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465169931939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpucore.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpucore.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuCore " "Found entity 1: cpuCore" {  } { { "cpuCore.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmatic.sv 1 1 " "Found 1 design units, including 1 entities, in source file arithmatic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmatic " "Found entity 1: arithmatic" {  } { { "arithmatic.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/arithmatic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andoperation.sv 1 1 " "Found 1 design units, including 1 entities, in source file andoperation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 andOperation " "Found entity 1: andOperation" {  } { { "andOperation.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/andOperation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "ALU_Control.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLT slt ALU.sv(14) " "Verilog HDL Declaration information at ALU.sv(14): object \"SLT\" differs only in case from object \"slt\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SLL sll ALU.sv(15) " "Verilog HDL Declaration information at ALU.sv(15): object \"SLL\" differs only in case from object \"sll\" in the same scope" {  } { { "ALU.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.sv 1 1 " "Found 1 design units, including 1 entities, in source file if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.sv 1 1 " "Found 1 design units, including 1 entities, in source file id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/IF_ID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_ctpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_ctpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_CtPath " "Found entity 1: ID_EX_CtPath" {  } { { "ID_EX_CtPath.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ID_EX_CtPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_ctpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_ctpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_CtPath " "Found entity 1: EX_MEM_CtPath" {  } { { "EX_MEM_CtPath.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/EX_MEM_CtPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_ctpath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_ctpath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_CtPath " "Found entity 1: MEM_WB_CtPath" {  } { { "MEM_WB_CtPath.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB_CtPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Detection_Unit " "Found entity 1: Hazard_Detection_Unit" {  } { { "Hazard_Detection_Unit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/Hazard_Detection_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.sv(25) " "Verilog HDL warning at SRAM.sv(25): extended using \"x\" or \"z\"" {  } { { "SRAM.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flushforwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file flushforwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlushForwardingUnit " "Found entity 1: FlushForwardingUnit" {  } { { "FlushForwardingUnit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/FlushForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169931964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169931964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1465169932074 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE1_SoC.v(2) " "Output port \"HEX0\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE1_SoC.v(2) " "Output port \"HEX1\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE1_SoC.v(2) " "Output port \"HEX2\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE1_SoC.v(2) " "Output port \"HEX3\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE1_SoC.v(2) " "Output port \"HEX4\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE1_SoC.v(2) " "Output port \"HEX5\" at DE1_SoC.v(2) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.v(3) " "Output port \"LEDR\" at DE1_SoC.v(3) has no driver" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169932074 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuCore cpuCore:cpu " "Elaborating entity \"cpuCore\" for hierarchy \"cpuCore:cpu\"" {  } { { "DE1_SoC.v" "cpu" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF cpuCore:cpu\|IF:instruction_fetch " "Elaborating entity \"IF\" for hierarchy \"cpuCore:cpu\|IF:instruction_fetch\"" {  } { { "cpuCore.sv" "instruction_fetch" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpuCore:cpu\|IF:instruction_fetch\|pc:program_counter " "Elaborating entity \"pc\" for hierarchy \"cpuCore:cpu\|IF:instruction_fetch\|pc:program_counter\"" {  } { { "IF.sv" "program_counter" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 cpuCore:cpu\|IF:instruction_fetch\|mux2_1:branch_mux " "Elaborating entity \"mux2_1\" for hierarchy \"cpuCore:cpu\|IF:instruction_fetch\|mux2_1:branch_mux\"" {  } { { "IF.sv" "branch_mux" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem cpuCore:cpu\|IF:instruction_fetch\|instruction_mem:im " "Elaborating entity \"instruction_mem\" for hierarchy \"cpuCore:cpu\|IF:instruction_fetch\|instruction_mem:im\"" {  } { { "IF.sv" "im" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/IF.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932214 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[127..46\] 0 instruction_mem.sv(6) " "Net \"mem\[127..46\]\" at instruction_mem.sv(6) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_mem.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/instruction_mem.sv" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 1 0 "Analysis & Synthesis" 0 -1 1465169932234 "|DE1_SoC|cpuCore:cpu|IF:instruction_fetch|instruction_mem:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID cpuCore:cpu\|IF_ID:if_id " "Elaborating entity \"IF_ID\" for hierarchy \"cpuCore:cpu\|IF_ID:if_id\"" {  } { { "cpuCore.sv" "if_id" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpuCore:cpu\|control:ctrl " "Elaborating entity \"control\" for hierarchy \"cpuCore:cpu\|control:ctrl\"" {  } { { "cpuCore.sv" "ctrl" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID cpuCore:cpu\|ID:instruction_decoder " "Elaborating entity \"ID\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\"" {  } { { "cpuCore.sv" "instruction_decoder" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile " "Elaborating entity \"registerFile\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\"" {  } { { "ID.sv" "regfile" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_32 cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|demux1_32:wdm " "Elaborating entity \"demux1_32\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|demux1_32:wdm\"" {  } { { "registerFile.sv" "wdm" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_2 cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|demux1_32:wdm\|demux1_2:d0_0 " "Elaborating entity \"demux1_2\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|demux1_32:wdm\|demux1_2:d0_0\"" {  } { { "demux1_32.sv" "d0_0" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/demux1_32.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rwDemux cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|rwDemux:rwdm " "Elaborating entity \"rwDemux\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|rwDemux:rwdm\"" {  } { { "registerFile.sv" "rwdm" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_32_1bit cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|rwDemux:rwdm\|demux1_32_1bit:d " "Elaborating entity \"demux1_32_1bit\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|rwDemux:rwdm\|demux1_32_1bit:d\"" {  } { { "rwDemux.sv" "d" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/rwDemux.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerBlock cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block " "Elaborating entity \"registerBlock\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\"" {  } { { "registerFile.sv" "block" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleRegisterMod cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0 " "Elaborating entity \"singleRegisterMod\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0\"" {  } { { "registerBlock.sv" "m0" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerBlock.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerRow cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0\|registerRow:rr " "Elaborating entity \"registerRow\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0\|registerRow:rr\"" {  } { { "singleRegisterMod.v" "rr" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/singleRegisterMod.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0\|registerRow:rr\|Dflipflop:df\[0\].d " "Elaborating entity \"Dflipflop\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|registerBlock:block\|singleRegisterMod:m0\|registerRow:rr\|Dflipflop:df\[0\].d\"" {  } { { "registerRow.sv" "df\[0\].d" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerRow.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169932574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32_5 cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|mux32_5:rmm0 " "Elaborating entity \"mux32_5\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|registerFile:regfile\|mux32_5:rmm0\"" {  } { { "registerFile.sv" "rmm0" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/registerFile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signExtended cpuCore:cpu\|ID:instruction_decoder\|signExtended:se " "Elaborating entity \"signExtended\" for hierarchy \"cpuCore:cpu\|ID:instruction_decoder\|signExtended:se\"" {  } { { "ID.sv" "se" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ID.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX cpuCore:cpu\|ID_EX:id_ex " "Elaborating entity \"ID_EX\" for hierarchy \"cpuCore:cpu\|ID_EX:id_ex\"" {  } { { "cpuCore.sv" "id_ex" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_CtPath cpuCore:cpu\|ID_EX_CtPath:id_ex_ctpath " "Elaborating entity \"ID_EX_CtPath\" for hierarchy \"cpuCore:cpu\|ID_EX_CtPath:id_ex_ctpath\"" {  } { { "cpuCore.sv" "id_ex_ctpath" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX cpuCore:cpu\|EX:execute_addrCal " "Elaborating entity \"EX\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\"" {  } { { "cpuCore.sv" "execute_addrCal" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpuCore:cpu\|EX:execute_addrCal\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\"" {  } { { "EX.sv" "alu" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/EX.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmatic cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|arithmatic:arm " "Elaborating entity \"arithmatic\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|arithmatic:arm\"" {  } { { "ALU.sv" "arm" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partialFullAdder cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|arithmatic:arm\|partialFullAdder:calculate0\[0\].add0 " "Elaborating entity \"partialFullAdder\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|arithmatic:arm\|partialFullAdder:calculate0\[0\].add0\"" {  } { { "arithmatic.sv" "calculate0\[0\].add0" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/arithmatic.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andOperation cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|andOperation:andO " "Elaborating entity \"andOperation\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|andOperation:andO\"" {  } { { "ALU.sv" "andO" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "orOperation cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|orOperation:orO " "Elaborating entity \"orOperation\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|orOperation:orO\"" {  } { { "ALU.sv" "orO" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorOperation cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|xorOperation:xorO " "Elaborating entity \"xorOperation\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|xorOperation:xorO\"" {  } { { "ALU.sv" "xorO" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLT:slt " "Elaborating entity \"SLT\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLT:slt\"" {  } { { "ALU.sv" "slt" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933510 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out\[31..1\] SLT.sv(2) " "Output port \"out\[31..1\]\" at SLT.sv(2) has no driver" {  } { { "SLT.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169933510 "|DE1_SoC|cpuCore:cpu|EX:execute_addrCal|ALU:alu|SLT:slt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLT:slt\|comparator:cp\[31\].cpt " "Elaborating entity \"comparator\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLT:slt\|comparator:cp\[31\].cpt\"" {  } { { "SLT.sv" "cp\[31\].cpt" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SLT.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLL:sll " "Elaborating entity \"SLL\" for hierarchy \"cpuCore:cpu\|EX:execute_addrCal\|ALU:alu\|SLL:sll\"" {  } { { "ALU.sv" "sll" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/ALU.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control cpuCore:cpu\|ALU_Control:aluctrl " "Elaborating entity \"ALU_Control\" for hierarchy \"cpuCore:cpu\|ALU_Control:aluctrl\"" {  } { { "cpuCore.sv" "aluctrl" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM cpuCore:cpu\|EX_MEM:ex_mem " "Elaborating entity \"EX_MEM\" for hierarchy \"cpuCore:cpu\|EX_MEM:ex_mem\"" {  } { { "cpuCore.sv" "ex_mem" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_CtPath cpuCore:cpu\|EX_MEM_CtPath:ex_mem_ctpath " "Elaborating entity \"EX_MEM_CtPath\" for hierarchy \"cpuCore:cpu\|EX_MEM_CtPath:ex_mem_ctpath\"" {  } { { "cpuCore.sv" "ex_mem_ctpath" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM cpuCore:cpu\|MEM:memory_access " "Elaborating entity \"MEM\" for hierarchy \"cpuCore:cpu\|MEM:memory_access\"" {  } { { "cpuCore.sv" "memory_access" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory cpuCore:cpu\|MEM:memory_access\|dataMemory:dm " "Elaborating entity \"dataMemory\" for hierarchy \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\"" {  } { { "MEM.sv" "dm" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|SRAM:sram " "Elaborating entity \"SRAM\" for hierarchy \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|SRAM:sram\"" {  } { { "dataMemory.sv" "sram" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933673 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "SRAM.sv(14) " "Verilog HDL or VHDL warning at the SRAM.sv(14): index expression is not wide enough to address all of the elements in the array" {  } { { "SRAM.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/SRAM.sv" 14 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1465169933673 "|DE1_SoC|cpuCore:cpu|MEM:memory_access|dataMemory:dm|SRAM:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB cpuCore:cpu\|MEM_WB:mem_wb " "Elaborating entity \"MEM_WB\" for hierarchy \"cpuCore:cpu\|MEM_WB:mem_wb\"" {  } { { "cpuCore.sv" "mem_wb" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933847 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readData1_wb MEM_WB.sv(18) " "Output port \"readData1_wb\" at MEM_WB.sv(18) has no driver" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1465169933857 "|DE1_SoC|cpuCore:cpu|MEM_WB:mem_wb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_CtPath cpuCore:cpu\|MEM_WB_CtPath:mem_wb_ctpath " "Elaborating entity \"MEM_WB_CtPath\" for hierarchy \"cpuCore:cpu\|MEM_WB_CtPath:mem_wb_ctpath\"" {  } { { "cpuCore.sv" "mem_wb_ctpath" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB cpuCore:cpu\|WB:write_back " "Elaborating entity \"WB\" for hierarchy \"cpuCore:cpu\|WB:write_back\"" {  } { { "cpuCore.sv" "write_back" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169933911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit cpuCore:cpu\|ForwardingUnit:forward_unit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"cpuCore:cpu\|ForwardingUnit:forward_unit\"" {  } { { "cpuCore.sv" "forward_unit" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169934014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlushForwardingUnit cpuCore:cpu\|FlushForwardingUnit:ffu " "Elaborating entity \"FlushForwardingUnit\" for hierarchy \"cpuCore:cpu\|FlushForwardingUnit:ffu\"" {  } { { "cpuCore.sv" "ffu" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169934024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Detection_Unit cpuCore:cpu\|Hazard_Detection_Unit:hazard_detection_unit " "Elaborating entity \"Hazard_Detection_Unit\" for hierarchy \"cpuCore:cpu\|Hazard_Detection_Unit:hazard_detection_unit\"" {  } { { "cpuCore.sv" "hazard_detection_unit" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/cpuCore.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169934036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_md84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_md84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_md84 " "Found entity 1: altsyncram_md84" {  } { { "db/altsyncram_md84.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/altsyncram_md84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169938031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169938031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlc " "Found entity 1: mux_dlc" {  } { { "db/mux_dlc.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/mux_dlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169938809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169938809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169938907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169938907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdi " "Found entity 1: cntr_gdi" {  } { { "db/cntr_gdi.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_gdi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_qac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_22j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_22j " "Found entity 1: cntr_22j" {  } { { "db/cntr_22j.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_22j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169939583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169939583 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169940839 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465169941041 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.06.05.16:39:05 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl " "2016.06.05.16:39:05 Progress: Loading sld5d2bcf66/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169945146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169947502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169947658 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169948946 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169949084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169949221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169949378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169949388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169949388 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1465169950084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/alt_sld_fab.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950675 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/db/ip/sld5d2bcf66/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1465169950764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169950764 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "159 " "Ignored 159 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "159 " "Ignored 159 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1465169953757 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1465169953757 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[16\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[16\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[17\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[17\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[18\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[18\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[19\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[19\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[20\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[20\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[21\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[21\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[22\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[22\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[23\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[23\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[24\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[24\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[25\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[25\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[26\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[26\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[27\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[27\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[28\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[28\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[29\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[29\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[30\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[30\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[31\] " "Converted tri-state buffer \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[31\]\" feeding internal logic into a wire" {  } { { "dataMemory.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/dataMemory.sv" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[15\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[15\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[14\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[14\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[13\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[13\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[12\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[12\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[11\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[11\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[10\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[10\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[9\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[9\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[8\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[8\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[7\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[7\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[6\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[6\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[5\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[5\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[4\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[4\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[3\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[3\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[2\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[2\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[1\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[1\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[0\]\" " "Converted tri-state node \"cpuCore:cpu\|MEM:memory_access\|dataMemory:dm\|readData\[0\]\" into a selector" {  } { { "MEM_WB.sv" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/MEM_WB.sv" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 2 1465169956598 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 2 1465169956598 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1465169959023 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[33\] GND " "Pin \"GPIO_0\[33\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_0[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_0[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[32\] GND " "Pin \"GPIO_1\[32\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_1[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[33\] GND " "Pin \"GPIO_1\[33\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_1[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[34\] GND " "Pin \"GPIO_1\[34\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_1[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_1\[35\] GND " "Pin \"GPIO_1\[35\]\" is stuck at GND" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1465169962675 "|DE1_SoC|GPIO_1[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1465169962675 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169963027 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1465169967206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yw28/Desktop/Lab5/Lab5/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/yw28/Desktop/Lab5/Lab5/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169967751 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1148 1149 0 0 1 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1148 of its 1149 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1465169970421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1465169971042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1465169971042 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.v" "" { Text "C:/Users/yw28/Desktop/Lab5/Lab5/DE1_SoC.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1465169972566 "|DE1_SoC|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1465169972566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15225 " "Implemented 15225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1465169972608 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1465169972608 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13966 " "Implemented 13966 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1465169972608 ""} { "Info" "ICUT_CUT_TM_RAMS" "1115 " "Implemented 1115 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1465169972608 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1465169972608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1172 " "Peak virtual memory: 1172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1465169972728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 05 16:39:32 2016 " "Processing ended: Sun Jun 05 16:39:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1465169972728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1465169972728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1465169972728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1465169972728 ""}
