ALTERA. 1995. Data Book. Altera, San Jose, CA.
BHAT, N., AND HILL, D. 1992. Routable technology mapping for FPGAs. In Proceedings of the ACM/SIGDA Workshop on FPGAs, 143-148.
Jason Cong , Yuzheng Ding, Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.110-114, November 07-11, 1993, Santa Clara, California, USA
CONG, g., AND DING, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. on Computer-Aided Design 13, 1-11.
CONG, J., AND DING, Y. 1994. On area/depth trade-off in LUT-based FPGA technology mapping. IEEE Trans. on VLSI Systems 2, 137-148.
Jason Cong , Chang Wu, An Improved Algorithm for Performance Optimal Technology Mapping with Retiming in LUT-Based FPGA Desig, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.572-578, October 07-09, 1996
Jason Cong , Chang Wu, FPGA synthesis with retiming and pipelining for clock period minimization of sequential circuits, Proceedings of the 34th annual Design Automation Conference, p.644-649, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266309]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
FARRAHI, A. H., AND SARRAFZADEH, M. 1994. Complexity of the lookup-table minimization problem for FPGA technology mapping. IEEE Trans. on Computer-Aided Design 13, 1319- 1332.
Robert J. Francis , Jonathan Rose , Kevin Chung, Chortle: a technology mapping program for lookup table-based field programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.613-619, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123418]
Robert Francis , Jonathan Rose , Zvonko Vranesic, Chortle-crf: Fast technology mapping for lookup table-based FPGAs, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.227-233, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127670]
FRANCIS, R. J., ROSE, J., AND VRANESIC, Z. 1991. Technology mapping for lookup table-based FPGAs for performance. In Digest of the IEEE /ACM International Conference on Computer- Aided Design, 568-571.
Kevin Karplus, Xmap: A technology mapper for table-lookup field-programmable gate arrays, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.240-243, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127672]
LEISERSON, C. E., AND SAXE, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 5-35.
MATHUR, A., AND LIU, C.L. 1994. Performance driven technology mapping for lookup-table based FPGAs using the general delay model. In Proceedings of the ACM/SIGDA Workshop on Field Programmable Gate Arrays.
AT&T MICROELECTRONICS. 1995. AT& T Field-Programmable Gate Arrays Data Book. AT&T Microelectronics.
Rajeev Murgai , Robert K. Brayton , Albert Sangiovanni-Vincentelli, Sequential synthesis for table look up programmable gate arrays, Proceedings of the 30th international Design Automation Conference, p.224-229, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164681]
Rajeev Murgai , Yoshihito Nishizaki , Narendra Shenoy , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, Logic synthesis for programmable gate arrays, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.620-625, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123421]
MURGAI, R., SHENOY, N., BRAYTON, R., AND SANGIOVANNI-VINCENTELLI, A. 1991. Improved logic synthesis algorithms for table look up architectures. In Digest of the IEEE/ACM International Conference on Computer-Aided Design, 564-567.
PAN, P. To appear. Continuous retiming: algorithms and applications. In International Conference on Computer Design (ICCD).
Peichen Pan , C. L. Liu, Optimal clock period FPGA technology mapping for sequential circuits, Proceedings of the 33rd annual Design Automation Conference, p.720-725, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240655]
Peichen Pan , C. L. Liu, Technology mapping of sequential circuits for LUT-based FPGAs for performance, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.58-64, February 11-13, 1996, Monterey, California, USA[doi>10.1145/228370.228379]
P. Sawkar , D. Thomas, Area and delay mapping for table-look-up based field programmable gate arrays, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.368-373, June 08-12, 1992, Anaheim, California, USA
Prashant Sawkar , Donald Thomas, Performance directed technology mapping for look-up table based FPGAs, Proceedings of the 30th international Design Automation Conference, p.208-212, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164672]
SCHLAG, M., KONG, g., AND CHAN, P. 1994. Routability-driven technology mapping for lookup table-based FPGA's. IEEE Trans. on Computer-Aided Design 13, 13-26.
Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
WEINMANN, U., AND ROSENSTIEL, W. 1993. Technology mapping for sequential circuits based on retiming techniques. In Proceedings of the European Design Automation Conference, 318-323.
Nam-Sung Woo, A heuristic method for FPGA technology mapping based on the edge visibility, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.248-251, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127675]
XILINX. 1993. The Programmable Gate Arrays Data Book. Xilinx, San Jose, CA.
Honghua Yang , D. F. Wong, Edge-map: optimal performance driven technology mapping for iterative LUT based FPGA designs, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.150-155, November 06-10, 1994, San Jose, California, USA
