head	1.2;
access;
symbols
	FileCRC-2_27:1.2
	FileCRC-2_26:1.2
	FileCRC-2_25:1.1.1.1
	FileCRC-2_23:1.1.1.1
	FileCRC-2_22:1.1.1.1
	initial:1.1.1.1
	TRUNK:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2001.02.06.14.07.39;	author sbrodie;	state Exp;
branches;
next	1.1;

1.1
date	99.02.19.10.21.25;	author dcotton;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	99.02.19.10.21.25;	author dcotton;	state Exp;
branches;
next	;


desc
@@


1.2
log
@  Added a C implementation of the assembler CRC function.
Detail:
  RISC OS builds still use the assembler version.  Portable versions will
    have to use the C implementation.
  Some portability changes made, but mostly this program  is not yet
    portable.
Admin:
  Built.

Version 2.26. Tagged as 'FileCRC-2_26'
@
text
@; Copyright 1999 Element 14 Ltd
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;
;     http://www.apache.org/licenses/LICENSE-2.0
;
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.
;

        ; This is a fast ARM implementation of CRC function that may
        ; be found in C-CRC.c

        AREA    |ASM$$Code|,CODE

        ; r0 = CRC accumulator
        ; r1 = start position (word aligned)
        ; r2 = number of bytes to CRC

CRC     ROUT
        EXPORT  CRC

        STMFD   r13!, {r4,r14}
        MOV     r4, #&A000
        ORR     r4, r4, #&0001
        B       %FT20
10
        LDR     r14, [r1], #4
        EOR     r0, r0, r14
        MOV     r0, r0, ASL #16
        MOVS    r0, r0, LSR #17
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        EOR     r0, r0, r14, LSR #16
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
20
        SUBS    r2, r2, #4
        BGE     %BT10

        ADD     r2, r2, #4
        B       %FT40
30
        LDRB    r14, [r1], #1
        EOR     r0, r0, r14
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4
        MOVS    r0, r0, LSR #1
        EORCS   r0, r0, r4

40
        SUBS    r2, r2, #1
        BGE     %BT30

        [ {CONFIG}=26
        LDMFD   r13!,{r4,pc}^
        |
        LDMFD   r13!,{r4,pc}
        ]

        LTORG

        END
@


1.1
log
@Initial revision
@
text
@d15 3
a17 16
r0      RN      0
r1      RN      1
r2      RN      2
r3      RN      3
r4      RN      4
r5      RN      5
r6      RN      6
r7      RN      7
r8      RN      8
r9      RN      9
r10     RN      10
r11     RN      11
r12     RN      12
r13     RN      13
r14     RN      14
r15     RN      15
d131 5
a135 1
        LDMFD   r13!,{r4,r15}^
@


1.1.1.1
log
@Initial import of FileCRC from no previous source control
@
text
@@
