#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ff8fee74a0 .scope module, "cpu_tb" "cpu_tb" 2 30;
 .timescale 0 0;
v0x55ff8ff48a20_0 .var "clk", 0 0;
v0x55ff8ff48ac0_0 .var/i "i", 31 0;
S_0x55ff8fee70c0 .scope module, "mips1" "cpu" 2 37, 3 30 0, S_0x55ff8fee74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x55ff8ff1cd40 .param/str "IM_DATA" 0 3 34, "t0001-no_hazard.hex";
P_0x55ff8ff1cd80 .param/l "NMEM" 0 3 33, +C4<00000000000000000000000000010100>;
L_0x7f823693ca38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55ff8ff5f900 .functor XNOR 1, L_0x55ff8ff5efb0, L_0x7f823693ca38, C4<0>, C4<0>;
L_0x7f823693c018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff43790_0 .net/2u *"_s0", 31 0, L_0x7f823693c018;  1 drivers
v0x55ff8ff43890_0 .net/2u *"_s144", 0 0, L_0x7f823693ca38;  1 drivers
v0x55ff8ff43970_0 .net *"_s146", 0 0, L_0x55ff8ff5f900;  1 drivers
v0x55ff8ff43a10_0 .net *"_s17", 3 0, L_0x55ff8ff595c0;  1 drivers
v0x55ff8ff43af0_0 .net *"_s19", 25 0, L_0x55ff8ff596b0;  1 drivers
L_0x7f823693c0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff43c20_0 .net/2u *"_s20", 1 0, L_0x7f823693c0a8;  1 drivers
v0x55ff8ff43d00_0 .net *"_s25", 0 0, L_0x55ff8ff59a30;  1 drivers
v0x55ff8ff43de0_0 .net *"_s26", 15 0, L_0x55ff8ff59ad0;  1 drivers
v0x55ff8ff43ec0_0 .net *"_s29", 15 0, L_0x55ff8ff59cf0;  1 drivers
v0x55ff8ff43fa0_0 .net *"_s47", 29 0, L_0x55ff8ff5a3a0;  1 drivers
L_0x7f823693c180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff44080_0 .net/2u *"_s48", 1 0, L_0x7f823693c180;  1 drivers
v0x55ff8ff44160_0 .net "aluctl", 3 0, v0x55ff8ff33310_0;  1 drivers
v0x55ff8ff44220_0 .net "aluop", 1 0, v0x55ff8ff357c0_0;  1 drivers
v0x55ff8ff442e0_0 .net "aluop_s3", 1 0, L_0x55ff8ff5b360;  1 drivers
v0x55ff8ff44380_0 .net "alurslt", 31 0, v0x55ff8ff32be0_0;  1 drivers
v0x55ff8ff44450_0 .net "alurslt_s4", 31 0, L_0x55ff8ff5e360;  1 drivers
v0x55ff8ff44520_0 .net "alurslt_s5", 31 0, v0x55ff8ff38870_0;  1 drivers
v0x55ff8ff44700_0 .net "alusrc", 0 0, v0x55ff8ff358c0_0;  1 drivers
v0x55ff8ff447d0_0 .net "alusrc_data2", 31 0, L_0x55ff8ff5c310;  1 drivers
v0x55ff8ff448a0_0 .net "alusrc_s3", 0 0, L_0x55ff8ff5b5a0;  1 drivers
v0x55ff8ff44940_0 .net "baddr_s2", 31 0, L_0x55ff8ff5a990;  1 drivers
v0x55ff8ff44a10_0 .net "baddr_s3", 31 0, v0x55ff8ff33b60_0;  1 drivers
v0x55ff8ff44b00_0 .net "baddr_s4", 31 0, v0x55ff8ff343c0_0;  1 drivers
v0x55ff8ff44bc0_0 .net "branch_eq_s2", 0 0, v0x55ff8ff35980_0;  1 drivers
v0x55ff8ff44c90_0 .net "branch_eq_s3", 0 0, L_0x55ff8ff5b890;  1 drivers
v0x55ff8ff44d30_0 .net "branch_eq_s4", 0 0, L_0x55ff8ff5e8e0;  1 drivers
v0x55ff8ff44dd0_0 .net "branch_ne_s2", 0 0, v0x55ff8ff35a20_0;  1 drivers
v0x55ff8ff44ea0_0 .net "branch_ne_s3", 0 0, L_0x55ff8ff5b930;  1 drivers
v0x55ff8ff44f40_0 .net "branch_ne_s4", 0 0, L_0x55ff8ff5eb00;  1 drivers
v0x55ff8ff45000_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  1 drivers
v0x55ff8ff450a0_0 .net "data1", 31 0, v0x55ff8ff41100_0;  1 drivers
v0x55ff8ff45190_0 .net "data1_s3", 31 0, L_0x55ff8ff5a090;  1 drivers
v0x55ff8ff45250_0 .net "data2", 31 0, v0x55ff8ff41200_0;  1 drivers
v0x55ff8ff45550_0 .net "data2_s3", 31 0, L_0x55ff8ff5a1c0;  1 drivers
v0x55ff8ff45610_0 .net "data2_s4", 31 0, v0x55ff8ff39070_0;  1 drivers
v0x55ff8ff45720_0 .var "flush_s1", 0 0;
v0x55ff8ff45810_0 .var "flush_s2", 0 0;
v0x55ff8ff458b0_0 .var "flush_s3", 0 0;
v0x55ff8ff45950_0 .var "forward_a", 1 0;
v0x55ff8ff45a30_0 .var "forward_b", 1 0;
v0x55ff8ff45b10_0 .net "funct", 5 0, L_0x55ff8ff5c5f0;  1 drivers
v0x55ff8ff45bd0_0 .var "fw_data1_s3", 31 0;
v0x55ff8ff45c70_0 .var "fw_data2_s3", 31 0;
v0x55ff8ff45d40_0 .net "imm", 15 0, L_0x55ff8ff59440;  1 drivers
v0x55ff8ff45e00_0 .net "inst", 31 0, L_0x55ff8fe6ec80;  1 drivers
v0x55ff8ff45f10_0 .net "inst_s2", 31 0, v0x55ff8ff42630_0;  1 drivers
v0x55ff8ff45fd0_0 .net "jaddr_s2", 31 0, L_0x55ff8ff59860;  1 drivers
v0x55ff8ff460a0_0 .net "jaddr_s3", 31 0, v0x55ff8ff39880_0;  1 drivers
v0x55ff8ff46190_0 .net "jaddr_s4", 31 0, v0x55ff8ff3a090_0;  1 drivers
v0x55ff8ff46250_0 .net "jump_s2", 0 0, v0x55ff8ff35ae0_0;  1 drivers
v0x55ff8ff46340_0 .net "jump_s3", 0 0, v0x55ff8ff3a830_0;  1 drivers
v0x55ff8ff46430_0 .net "jump_s4", 0 0, v0x55ff8ff3b020_0;  1 drivers
v0x55ff8ff464d0_0 .net "memread", 0 0, v0x55ff8ff35bf0_0;  1 drivers
v0x55ff8ff46570_0 .net "memread_s3", 0 0, L_0x55ff8ff5af60;  1 drivers
v0x55ff8ff46610_0 .net "memread_s4", 0 0, L_0x55ff8ff5bf60;  1 drivers
v0x55ff8ff466e0_0 .net "memtoreg", 0 0, v0x55ff8ff35cb0_0;  1 drivers
v0x55ff8ff467b0_0 .net "memtoreg_s3", 0 0, L_0x55ff8ff5b1d0;  1 drivers
v0x55ff8ff46850_0 .net "memtoreg_s4", 0 0, L_0x55ff8ff5ba20;  1 drivers
v0x55ff8ff468f0_0 .net "memtoreg_s5", 0 0, L_0x55ff8ff5efb0;  1 drivers
v0x55ff8ff46990_0 .net "memwrite", 0 0, v0x55ff8ff35d70_0;  1 drivers
v0x55ff8ff46a60_0 .net "memwrite_s3", 0 0, L_0x55ff8ff5b130;  1 drivers
v0x55ff8ff46b00_0 .net "memwrite_s4", 0 0, L_0x55ff8ff5c190;  1 drivers
v0x55ff8ff46bd0_0 .net "opcode", 5 0, L_0x55ff8ff590a0;  1 drivers
v0x55ff8ff46ca0_0 .var "pc", 31 0;
v0x55ff8ff46d70_0 .net "pc4", 31 0, L_0x55ff8ff58bb0;  1 drivers
v0x55ff8ff47250_0 .net "pc4_s2", 31 0, v0x55ff8ff42de0_0;  1 drivers
v0x55ff8ff47340_0 .net "pc4_s3", 31 0, v0x55ff8ff3b930_0;  1 drivers
v0x55ff8ff473e0_0 .var "pcsrc", 0 0;
v0x55ff8ff47480_0 .net "rd", 4 0, L_0x55ff8ff593a0;  1 drivers
v0x55ff8ff47560_0 .net "rd_s3", 4 0, L_0x55ff8ff5a510;  1 drivers
v0x55ff8ff47640_0 .net "rdata", 31 0, L_0x55ff8ff5f450;  1 drivers
v0x55ff8ff47750_0 .net "rdata_s5", 31 0, v0x55ff8ff3c160_0;  1 drivers
v0x55ff8ff47810_0 .net "regdst", 0 0, v0x55ff8ff35f10_0;  1 drivers
v0x55ff8ff478e0_0 .net "regdst_s3", 0 0, L_0x55ff8ff5aec0;  1 drivers
v0x55ff8ff47980_0 .net "regwrite", 0 0, v0x55ff8ff35fd0_0;  1 drivers
v0x55ff8ff47a50_0 .net "regwrite_s3", 0 0, L_0x55ff8ff5b400;  1 drivers
v0x55ff8ff47af0_0 .net "regwrite_s4", 0 0, L_0x55ff8ff5bd90;  1 drivers
v0x55ff8ff47b90_0 .net "regwrite_s5", 0 0, L_0x55ff8ff5eec0;  1 drivers
v0x55ff8ff47c60_0 .net "rs", 4 0, L_0x55ff8ff591e0;  1 drivers
v0x55ff8ff47d50_0 .net "rs_s3", 4 0, v0x55ff8ff43600_0;  1 drivers
v0x55ff8ff47e10_0 .net "rt", 4 0, L_0x55ff8ff59280;  1 drivers
v0x55ff8ff47ee0_0 .net "rt_s3", 4 0, L_0x55ff8ff5a440;  1 drivers
v0x55ff8ff47fa0_0 .net "seimm", 31 0, L_0x55ff8ff59d90;  1 drivers
v0x55ff8ff48090_0 .net "seimm_s3", 31 0, v0x55ff8ff3e8e0_0;  1 drivers
v0x55ff8ff48160_0 .net "seimm_sl2", 31 0, L_0x55ff8ff5a760;  1 drivers
v0x55ff8ff48220_0 .net "shamt", 4 0, L_0x55ff8ff59520;  1 drivers
v0x55ff8ff48300_0 .var "stall_s1_s2", 0 0;
v0x55ff8ff484b0_0 .net "wrdata_s5", 31 0, L_0x55ff8ff5fa40;  1 drivers
v0x55ff8ff485a0_0 .net "wrreg", 4 0, L_0x55ff8ff5e450;  1 drivers
v0x55ff8ff48670_0 .net "wrreg_s4", 4 0, v0x55ff8ff3f920_0;  1 drivers
v0x55ff8ff48760_0 .net "wrreg_s5", 4 0, v0x55ff8ff40150_0;  1 drivers
v0x55ff8ff48870_0 .net "zero_s3", 0 0, L_0x55ff8ff5c6e0;  1 drivers
v0x55ff8ff48960_0 .net "zero_s4", 0 0, v0x55ff8ff40960_0;  1 drivers
E_0x55ff8fe81300 .event edge, v0x55ff8ff46570_0, v0x55ff8ff41b40_0, v0x55ff8ff47ee0_0, v0x55ff8ff41a60_0;
E_0x55ff8fe81470/0 .event edge, v0x55ff8ff47af0_0, v0x55ff8ff3f920_0, v0x55ff8ff43600_0, v0x55ff8ff41c20_0;
E_0x55ff8fe81470/1 .event edge, v0x55ff8ff40150_0, v0x55ff8ff47ee0_0;
E_0x55ff8fe81470 .event/or E_0x55ff8fe81470/0, E_0x55ff8fe81470/1;
E_0x55ff8fea3190 .event edge, v0x55ff8ff40960_0, v0x55ff8ff44d30_0, v0x55ff8ff44f40_0;
E_0x55ff8fe773d0 .event edge, v0x55ff8ff45a30_0, v0x55ff8ff387b0_0, v0x55ff8ff41ce0_0, v0x55ff8ff45550_0;
E_0x55ff8fefd1f0 .event edge, v0x55ff8ff45950_0, v0x55ff8ff387b0_0, v0x55ff8ff41ce0_0, v0x55ff8ff45190_0;
E_0x55ff8fe809f0 .event edge, v0x55ff8ff473e0_0, v0x55ff8ff3b020_0;
L_0x55ff8ff58bb0 .arith/sum 32, v0x55ff8ff46ca0_0, L_0x7f823693c018;
L_0x55ff8ff590a0 .part v0x55ff8ff42630_0, 26, 6;
L_0x55ff8ff591e0 .part v0x55ff8ff42630_0, 21, 5;
L_0x55ff8ff59280 .part v0x55ff8ff42630_0, 16, 5;
L_0x55ff8ff593a0 .part v0x55ff8ff42630_0, 11, 5;
L_0x55ff8ff59440 .part v0x55ff8ff42630_0, 0, 16;
L_0x55ff8ff59520 .part v0x55ff8ff42630_0, 6, 5;
L_0x55ff8ff595c0 .part v0x55ff8ff46ca0_0, 28, 4;
L_0x55ff8ff596b0 .part v0x55ff8ff42630_0, 0, 26;
L_0x55ff8ff59860 .concat [ 2 26 4 0], L_0x7f823693c0a8, L_0x55ff8ff596b0, L_0x55ff8ff595c0;
L_0x55ff8ff59a30 .part v0x55ff8ff42630_0, 15, 1;
LS_0x55ff8ff59ad0_0_0 .concat [ 1 1 1 1], L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30;
LS_0x55ff8ff59ad0_0_4 .concat [ 1 1 1 1], L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30;
LS_0x55ff8ff59ad0_0_8 .concat [ 1 1 1 1], L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30;
LS_0x55ff8ff59ad0_0_12 .concat [ 1 1 1 1], L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30, L_0x55ff8ff59a30;
L_0x55ff8ff59ad0 .concat [ 4 4 4 4], LS_0x55ff8ff59ad0_0_0, LS_0x55ff8ff59ad0_0_4, LS_0x55ff8ff59ad0_0_8, LS_0x55ff8ff59ad0_0_12;
L_0x55ff8ff59cf0 .part v0x55ff8ff42630_0, 0, 16;
L_0x55ff8ff59d90 .concat [ 16 16 0 0], L_0x55ff8ff59cf0, L_0x55ff8ff59ad0;
L_0x55ff8ff59ff0 .concat [ 32 32 0 0], v0x55ff8ff41200_0, v0x55ff8ff41100_0;
L_0x55ff8ff5a090 .part v0x55ff8ff3d950_0, 32, 32;
L_0x55ff8ff5a1c0 .part v0x55ff8ff3d950_0, 0, 32;
L_0x55ff8ff5a2b0 .concat [ 5 5 0 0], L_0x55ff8ff593a0, L_0x55ff8ff59280;
L_0x55ff8ff5a440 .part v0x55ff8ff3e100_0, 5, 5;
L_0x55ff8ff5a510 .part v0x55ff8ff3e100_0, 0, 5;
L_0x55ff8ff5a3a0 .part L_0x55ff8ff59d90, 0, 30;
L_0x55ff8ff5a760 .concat [ 2 30 0 0], L_0x7f823693c180, L_0x55ff8ff5a3a0;
L_0x55ff8ff5a990 .arith/sum 32, v0x55ff8ff42de0_0, L_0x55ff8ff5a760;
LS_0x55ff8ff5aad0_0_0 .concat [ 1 1 2 1], v0x55ff8ff358c0_0, v0x55ff8ff35fd0_0, v0x55ff8ff357c0_0, v0x55ff8ff35cb0_0;
LS_0x55ff8ff5aad0_0_4 .concat [ 1 1 1 0], v0x55ff8ff35d70_0, v0x55ff8ff35bf0_0, v0x55ff8ff35f10_0;
L_0x55ff8ff5aad0 .concat [ 5 3 0 0], LS_0x55ff8ff5aad0_0_0, LS_0x55ff8ff5aad0_0_4;
L_0x55ff8ff5aec0 .part v0x55ff8ff3d170_0, 7, 1;
L_0x55ff8ff5af60 .part v0x55ff8ff3d170_0, 6, 1;
L_0x55ff8ff5b130 .part v0x55ff8ff3d170_0, 5, 1;
L_0x55ff8ff5b1d0 .part v0x55ff8ff3d170_0, 4, 1;
L_0x55ff8ff5b360 .part v0x55ff8ff3d170_0, 2, 2;
L_0x55ff8ff5b400 .part v0x55ff8ff3d170_0, 1, 1;
L_0x55ff8ff5b5a0 .part v0x55ff8ff3d170_0, 0, 1;
L_0x55ff8ff5b640 .concat [ 1 1 0 0], v0x55ff8ff35a20_0, v0x55ff8ff35980_0;
L_0x55ff8ff5b890 .part v0x55ff8ff34bd0_0, 1, 1;
L_0x55ff8ff5b930 .part v0x55ff8ff34bd0_0, 0, 1;
L_0x55ff8ff5bba0 .concat [ 1 1 1 1], L_0x55ff8ff5b130, L_0x55ff8ff5af60, L_0x55ff8ff5b1d0, L_0x55ff8ff5b400;
L_0x55ff8ff5bd90 .part v0x55ff8ff3f120_0, 3, 1;
L_0x55ff8ff5ba20 .part v0x55ff8ff3f120_0, 2, 1;
L_0x55ff8ff5bf60 .part v0x55ff8ff3f120_0, 1, 1;
L_0x55ff8ff5c190 .part v0x55ff8ff3f120_0, 0, 1;
L_0x55ff8ff5c310 .functor MUXZ 32, v0x55ff8ff45c70_0, v0x55ff8ff3e8e0_0, L_0x55ff8ff5b5a0, C4<>;
L_0x55ff8ff5c5f0 .part v0x55ff8ff3e8e0_0, 0, 6;
L_0x55ff8ff5de80 .concat [ 32 0 0 0], v0x55ff8ff32be0_0;
L_0x55ff8ff5e360 .part v0x55ff8ff38050_0, 0, 32;
L_0x55ff8ff5e450 .functor MUXZ 5, L_0x55ff8ff5a440, L_0x55ff8ff5a510, L_0x55ff8ff5aec0, C4<>;
L_0x55ff8ff5e7a0 .concat [ 1 1 0 0], L_0x55ff8ff5b930, L_0x55ff8ff5b890;
L_0x55ff8ff5e8e0 .part v0x55ff8ff353e0_0, 1, 1;
L_0x55ff8ff5eb00 .part v0x55ff8ff353e0_0, 0, 1;
L_0x55ff8ff5ebf0 .concat [ 1 1 0 0], L_0x55ff8ff5ba20, L_0x55ff8ff5bd90;
L_0x55ff8ff5eec0 .part v0x55ff8ff3c960_0, 1, 1;
L_0x55ff8ff5efb0 .part v0x55ff8ff3c960_0, 0, 1;
L_0x55ff8ff5f540 .part L_0x55ff8ff5e360, 2, 7;
L_0x55ff8ff5fa40 .functor MUXZ 32, v0x55ff8ff38870_0, v0x55ff8ff3c160_0, L_0x55ff8ff5f900, C4<>;
S_0x55ff8ff073f0 .scope module, "alu1" "alu" 3 261, 4 6 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ctl"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55ff8fe8aed0 .functor XNOR 1, L_0x55ff8ff5ca40, L_0x55ff8ff5cb70, C4<0>, C4<0>;
L_0x55ff8fe8afc0 .functor XOR 1, L_0x55ff8ff5cc10, L_0x55ff8ff5cd40, C4<0>, C4<0>;
L_0x55ff8fe8d390 .functor AND 1, L_0x55ff8fe8aed0, L_0x55ff8fe8afc0, C4<1>, C4<1>;
L_0x55ff8fe8d2a0 .functor XNOR 1, L_0x55ff8ff5d1f0, L_0x55ff8ff5d2f0, C4<0>, C4<0>;
L_0x55ff8ff164f0 .functor XOR 1, L_0x55ff8ff5d3e0, L_0x55ff8ff5d540, C4<0>, C4<0>;
L_0x55ff8ff5d680 .functor AND 1, L_0x55ff8fe8d2a0, L_0x55ff8ff164f0, C4<1>, C4<1>;
L_0x55ff8ff5d4d0 .functor NOT 1, L_0x55ff8ff5dde0, C4<0>, C4<0>, C4<0>;
L_0x7f823693c378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff09130_0 .net/2u *"_s0", 31 0, L_0x7f823693c378;  1 drivers
v0x55ff8ff12bc0_0 .net *"_s11", 0 0, L_0x55ff8ff5cb70;  1 drivers
v0x55ff8ff07de0_0 .net *"_s12", 0 0, L_0x55ff8fe8aed0;  1 drivers
v0x55ff8ff11310_0 .net *"_s15", 0 0, L_0x55ff8ff5cc10;  1 drivers
v0x55ff8ff0ae10_0 .net *"_s17", 0 0, L_0x55ff8ff5cd40;  1 drivers
v0x55ff8fef5cb0_0 .net *"_s18", 0 0, L_0x55ff8fe8afc0;  1 drivers
v0x55ff8ff0c240_0 .net *"_s20", 0 0, L_0x55ff8fe8d390;  1 drivers
L_0x7f823693c3c0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff31600_0 .net/2s *"_s22", 1 0, L_0x7f823693c3c0;  1 drivers
L_0x7f823693c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff316e0_0 .net/2s *"_s24", 1 0, L_0x7f823693c408;  1 drivers
v0x55ff8ff317c0_0 .net *"_s26", 1 0, L_0x55ff8ff5cf20;  1 drivers
v0x55ff8ff318a0_0 .net *"_s31", 0 0, L_0x55ff8ff5d1f0;  1 drivers
v0x55ff8ff31980_0 .net *"_s33", 0 0, L_0x55ff8ff5d2f0;  1 drivers
v0x55ff8ff31a60_0 .net *"_s34", 0 0, L_0x55ff8fe8d2a0;  1 drivers
v0x55ff8ff31b20_0 .net *"_s37", 0 0, L_0x55ff8ff5d3e0;  1 drivers
v0x55ff8ff31c00_0 .net *"_s39", 0 0, L_0x55ff8ff5d540;  1 drivers
v0x55ff8ff31ce0_0 .net *"_s40", 0 0, L_0x55ff8ff164f0;  1 drivers
v0x55ff8ff31da0_0 .net *"_s42", 0 0, L_0x55ff8ff5d680;  1 drivers
L_0x7f823693c450 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff31e60_0 .net/2s *"_s44", 1 0, L_0x7f823693c450;  1 drivers
L_0x7f823693c498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff31f40_0 .net/2s *"_s46", 1 0, L_0x7f823693c498;  1 drivers
v0x55ff8ff32020_0 .net *"_s48", 1 0, L_0x55ff8ff5d7d0;  1 drivers
L_0x7f823693c4e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff32100_0 .net/2u *"_s52", 3 0, L_0x7f823693c4e0;  1 drivers
v0x55ff8ff321e0_0 .net *"_s54", 0 0, L_0x55ff8ff5dad0;  1 drivers
v0x55ff8ff322a0_0 .net *"_s59", 0 0, L_0x55ff8ff5dde0;  1 drivers
v0x55ff8ff32380_0 .net *"_s60", 0 0, L_0x55ff8ff5d4d0;  1 drivers
v0x55ff8ff32460_0 .net *"_s63", 0 0, L_0x55ff8ff5df70;  1 drivers
v0x55ff8ff32540_0 .net *"_s9", 0 0, L_0x55ff8ff5ca40;  1 drivers
v0x55ff8ff32620_0 .net "a", 31 0, v0x55ff8ff45bd0_0;  1 drivers
v0x55ff8ff32700_0 .net "add_ab", 31 0, L_0x55ff8ff5c910;  1 drivers
v0x55ff8ff327e0_0 .net "b", 31 0, L_0x55ff8ff5c310;  alias, 1 drivers
v0x55ff8ff328c0_0 .net "ctl", 3 0, v0x55ff8ff33310_0;  alias, 1 drivers
v0x55ff8ff329a0_0 .net "oflow", 0 0, L_0x55ff8ff5dc50;  1 drivers
v0x55ff8ff32a60_0 .net "oflow_add", 0 0, L_0x55ff8ff5d100;  1 drivers
v0x55ff8ff32b20_0 .net "oflow_sub", 0 0, L_0x55ff8ff5d9e0;  1 drivers
v0x55ff8ff32be0_0 .var "out", 31 0;
v0x55ff8ff32cc0_0 .net "slt", 0 0, L_0x55ff8ff5e010;  1 drivers
v0x55ff8ff32d80_0 .net "sub_ab", 31 0, L_0x55ff8ff5c820;  1 drivers
v0x55ff8ff32e60_0 .net "zero", 0 0, L_0x55ff8ff5c6e0;  alias, 1 drivers
E_0x55ff8fef9ee0/0 .event edge, v0x55ff8ff328c0_0, v0x55ff8ff32700_0, v0x55ff8ff32620_0, v0x55ff8ff327e0_0;
E_0x55ff8fef9ee0/1 .event edge, v0x55ff8ff32cc0_0, v0x55ff8ff32d80_0;
E_0x55ff8fef9ee0 .event/or E_0x55ff8fef9ee0/0, E_0x55ff8fef9ee0/1;
L_0x55ff8ff5c6e0 .cmp/eq 32, L_0x7f823693c378, v0x55ff8ff32be0_0;
L_0x55ff8ff5c820 .arith/sub 32, v0x55ff8ff45bd0_0, L_0x55ff8ff5c310;
L_0x55ff8ff5c910 .arith/sum 32, v0x55ff8ff45bd0_0, L_0x55ff8ff5c310;
L_0x55ff8ff5ca40 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5cb70 .part L_0x55ff8ff5c310, 31, 1;
L_0x55ff8ff5cc10 .part L_0x55ff8ff5c910, 31, 1;
L_0x55ff8ff5cd40 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5cf20 .functor MUXZ 2, L_0x7f823693c408, L_0x7f823693c3c0, L_0x55ff8fe8d390, C4<>;
L_0x55ff8ff5d100 .part L_0x55ff8ff5cf20, 0, 1;
L_0x55ff8ff5d1f0 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5d2f0 .part L_0x55ff8ff5c310, 31, 1;
L_0x55ff8ff5d3e0 .part L_0x55ff8ff5c820, 31, 1;
L_0x55ff8ff5d540 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5d7d0 .functor MUXZ 2, L_0x7f823693c498, L_0x7f823693c450, L_0x55ff8ff5d680, C4<>;
L_0x55ff8ff5d9e0 .part L_0x55ff8ff5d7d0, 0, 1;
L_0x55ff8ff5dad0 .cmp/eq 4, v0x55ff8ff33310_0, L_0x7f823693c4e0;
L_0x55ff8ff5dc50 .functor MUXZ 1, L_0x55ff8ff5d9e0, L_0x55ff8ff5d100, L_0x55ff8ff5dad0, C4<>;
L_0x55ff8ff5dde0 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5df70 .part v0x55ff8ff45bd0_0, 31, 1;
L_0x55ff8ff5e010 .functor MUXZ 1, L_0x55ff8ff5df70, L_0x55ff8ff5d4d0, L_0x55ff8ff5d9e0, C4<>;
S_0x55ff8ff32fc0 .scope module, "alu_ctl1" "alu_control" 3 250, 5 4 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 4 "aluctl"
v0x55ff8ff33210_0 .var "_funct", 3 0;
v0x55ff8ff33310_0 .var "aluctl", 3 0;
v0x55ff8ff333d0_0 .net "aluop", 1 0, L_0x55ff8ff5b360;  alias, 1 drivers
v0x55ff8ff33470_0 .net "funct", 5 0, L_0x55ff8ff5c5f0;  alias, 1 drivers
E_0x55ff8fef9130 .event edge, v0x55ff8ff333d0_0, v0x55ff8ff33210_0;
E_0x55ff8fee3d90 .event edge, v0x55ff8ff33470_0;
S_0x55ff8ff335d0 .scope module, "baddr_s2_s3" "regr" 3 216, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff337a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff33860_0 .net "clear", 0 0, v0x55ff8ff45810_0;  1 drivers
v0x55ff8ff33920_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff339e0_0 .net "hold", 0 0, L_0x7f823693c258;  1 drivers
v0x55ff8ff33a80_0 .net "in", 31 0, L_0x55ff8ff5a990;  alias, 1 drivers
v0x55ff8ff33b60_0 .var "out", 31 0;
E_0x55ff8ff06bf0 .event posedge, v0x55ff8ff33920_0;
S_0x55ff8ff33d30 .scope module, "baddr_s3_s4" "regr" 3 299, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff33f00 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff34050_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  1 drivers
v0x55ff8ff34130_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff34220_0 .net "hold", 0 0, L_0x7f823693c6d8;  1 drivers
v0x55ff8ff342f0_0 .net "in", 31 0, v0x55ff8ff33b60_0;  alias, 1 drivers
v0x55ff8ff343c0_0 .var "out", 31 0;
S_0x55ff8ff34550 .scope module, "branch_s2_s3" "regr" 3 211, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x55ff8ff34770 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x55ff8ff34890_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff34980_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff34a70_0 .net "hold", 0 0, L_0x7f823693c210;  1 drivers
v0x55ff8ff34b10_0 .net "in", 1 0, L_0x55ff8ff5b640;  1 drivers
v0x55ff8ff34bd0_0 .var "out", 1 0;
S_0x55ff8ff34da0 .scope module, "branch_s3_s4" "regr" 3 294, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x55ff8ff34f70 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
v0x55ff8ff350c0_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff351b0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff35250_0 .net "hold", 0 0, L_0x7f823693c690;  1 drivers
v0x55ff8ff35320_0 .net "in", 1 0, L_0x55ff8ff5e7a0;  1 drivers
v0x55ff8ff353e0_0 .var "out", 1 0;
S_0x55ff8ff355b0 .scope module, "ctl1" "control" 3 180, 7 4 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "branch_eq"
    .port_info 2 /OUTPUT 1 "branch_ne"
    .port_info 3 /OUTPUT 2 "aluop"
    .port_info 4 /OUTPUT 1 "memread"
    .port_info 5 /OUTPUT 1 "memwrite"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "jump"
v0x55ff8ff357c0_0 .var "aluop", 1 0;
v0x55ff8ff358c0_0 .var "alusrc", 0 0;
v0x55ff8ff35980_0 .var "branch_eq", 0 0;
v0x55ff8ff35a20_0 .var "branch_ne", 0 0;
v0x55ff8ff35ae0_0 .var "jump", 0 0;
v0x55ff8ff35bf0_0 .var "memread", 0 0;
v0x55ff8ff35cb0_0 .var "memtoreg", 0 0;
v0x55ff8ff35d70_0 .var "memwrite", 0 0;
v0x55ff8ff35e30_0 .net "opcode", 5 0, L_0x55ff8ff590a0;  alias, 1 drivers
v0x55ff8ff35f10_0 .var "regdst", 0 0;
v0x55ff8ff35fd0_0 .var "regwrite", 0 0;
E_0x55ff8ff07a00 .event edge, v0x55ff8ff35e30_0;
S_0x55ff8ff361f0 .scope module, "dm1" "dm" 3 322, 8 21 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "wdata"
    .port_info 5 /OUTPUT 32 "rdata"
P_0x55ff8fe71d30 .param/l "NMEM" 0 8 28, +C4<00000000000000000000000000010100>;
P_0x55ff8fe71d70 .param/str "RM_DATA" 0 8 30, "dm_data.txt";
v0x55ff8ff364d0_0 .net *"_s0", 31 0, L_0x55ff8ff5f240;  1 drivers
v0x55ff8ff365d0_0 .net *"_s2", 8 0, L_0x55ff8ff5f2e0;  1 drivers
L_0x7f823693c840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff366b0_0 .net *"_s5", 1 0, L_0x7f823693c840;  1 drivers
v0x55ff8ff367a0_0 .net "addr", 6 0, L_0x55ff8ff5f540;  1 drivers
v0x55ff8ff36880_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff36970 .array "mem", 127 0, 31 0;
v0x55ff8ff36a30_0 .net "rd", 0 0, L_0x55ff8ff5bf60;  alias, 1 drivers
v0x55ff8ff36af0_0 .net "rdata", 31 0, L_0x55ff8ff5f450;  alias, 1 drivers
v0x55ff8ff36bd0_0 .net "wdata", 31 0, v0x55ff8ff39070_0;  alias, 1 drivers
v0x55ff8ff36d40_0 .net "wr", 0 0, L_0x55ff8ff5c190;  alias, 1 drivers
L_0x55ff8ff5f240 .array/port v0x55ff8ff36970, L_0x55ff8ff5f2e0;
L_0x55ff8ff5f2e0 .concat [ 7 2 0 0], L_0x55ff8ff5f540, L_0x7f823693c840;
L_0x55ff8ff5f450 .functor MUXZ 32, L_0x55ff8ff5f240, v0x55ff8ff39070_0, L_0x55ff8ff5c190, C4<>;
S_0x55ff8ff36ec0 .scope module, "im1" "im" 3 108, 9 24 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addr"
    .port_info 2 /OUTPUT 32 "data"
P_0x55ff8ff370d0 .param/str "IM_DATA" 0 9 31, "t0001-no_hazard.hex";
P_0x55ff8ff37110 .param/l "NMEM" 0 9 29, +C4<00000000000000000000000000010100>;
L_0x55ff8fe6ec80 .functor BUFZ 32, L_0x55ff8ff58d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ff8ff37300_0 .net *"_s0", 31 0, L_0x55ff8ff58d60;  1 drivers
v0x55ff8ff37400_0 .net *"_s3", 6 0, L_0x55ff8ff58e20;  1 drivers
v0x55ff8ff374e0_0 .net *"_s4", 8 0, L_0x55ff8ff58ec0;  1 drivers
L_0x7f823693c060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff375a0_0 .net *"_s7", 1 0, L_0x7f823693c060;  1 drivers
v0x55ff8ff37680_0 .net "addr", 31 0, v0x55ff8ff46ca0_0;  1 drivers
v0x55ff8ff37760_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff37800_0 .net "data", 31 0, L_0x55ff8fe6ec80;  alias, 1 drivers
v0x55ff8ff378e0 .array "mem", 127 0, 31 0;
L_0x55ff8ff58d60 .array/port v0x55ff8ff378e0, L_0x55ff8ff58ec0;
L_0x55ff8ff58e20 .part v0x55ff8ff46ca0_0, 2, 7;
L_0x55ff8ff58ec0 .concat [ 7 2 0 0], L_0x55ff8ff58e20, L_0x7f823693c060;
S_0x55ff8ff37a20 .scope module, "reg_alurslt" "regr" 3 269, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff37bf0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff37d40_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff37e30_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff37ef0_0 .net "hold", 0 0, L_0x7f823693c5b8;  1 drivers
v0x55ff8ff37f90_0 .net "in", 31 0, L_0x55ff8ff5de80;  1 drivers
v0x55ff8ff38050_0 .var "out", 31 0;
S_0x55ff8ff38220 .scope module, "reg_alurslt_s4" "regr" 3 332, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff383f0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f823693c918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff38540_0 .net "clear", 0 0, L_0x7f823693c918;  1 drivers
v0x55ff8ff38620_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff386e0_0 .net "hold", 0 0, L_0x7f823693c960;  1 drivers
v0x55ff8ff387b0_0 .net "in", 31 0, L_0x55ff8ff5e360;  alias, 1 drivers
v0x55ff8ff38870_0 .var "out", 31 0;
S_0x55ff8ff38a40 .scope module, "reg_data2_s3" "regr" 3 282, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff38c10 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff38d60_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff38e20_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff38ee0_0 .net "hold", 0 0, L_0x7f823693c600;  1 drivers
v0x55ff8ff38fb0_0 .net "in", 31 0, v0x55ff8ff45c70_0;  1 drivers
v0x55ff8ff39070_0 .var "out", 31 0;
S_0x55ff8ff39230 .scope module, "reg_jaddr_s3" "regr" 3 225, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff39400 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff39550_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff39660_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff39720_0 .net "hold", 0 0, L_0x7f823693c2e8;  1 drivers
v0x55ff8ff397c0_0 .net "in", 31 0, L_0x55ff8ff59860;  alias, 1 drivers
v0x55ff8ff39880_0 .var "out", 31 0;
S_0x55ff8ff39a50 .scope module, "reg_jaddr_s4" "regr" 3 308, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff39c20 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff39d70_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff39e30_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff39ef0_0 .net "hold", 0 0, L_0x7f823693c768;  1 drivers
v0x55ff8ff39fc0_0 .net "in", 31 0, v0x55ff8ff39880_0;  alias, 1 drivers
v0x55ff8ff3a090_0 .var "out", 31 0;
S_0x55ff8ff3a1f0 .scope module, "reg_jump_s3" "regr" 3 220, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x55ff8ff3a3c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x55ff8ff3a510_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff3a5d0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3a690_0 .net "hold", 0 0, L_0x7f823693c2a0;  1 drivers
v0x55ff8ff3a760_0 .net "in", 0 0, v0x55ff8ff35ae0_0;  alias, 1 drivers
v0x55ff8ff3a830_0 .var "out", 0 0;
S_0x55ff8ff3a9e0 .scope module, "reg_jump_s4" "regr" 3 303, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x55ff8ff3abb0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
v0x55ff8ff3ad00_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff3adc0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3ae80_0 .net "hold", 0 0, L_0x7f823693c720;  1 drivers
v0x55ff8ff3af50_0 .net "in", 0 0, v0x55ff8ff3a830_0;  alias, 1 drivers
v0x55ff8ff3b020_0 .var "out", 0 0;
S_0x55ff8ff3b1d0 .scope module, "reg_pc4_s2" "regr" 3 165, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff3b4b0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f823693c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3b600_0 .net "clear", 0 0, L_0x7f823693c138;  1 drivers
v0x55ff8ff3b6e0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff3b7a0_0 .net "hold", 0 0, v0x55ff8ff48300_0;  1 drivers
v0x55ff8ff3b870_0 .net "in", 31 0, v0x55ff8ff42de0_0;  alias, 1 drivers
v0x55ff8ff3b930_0 .var "out", 31 0;
S_0x55ff8ff3bb00 .scope module, "reg_rdata_s4" "regr" 3 326, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff3bcd0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
L_0x7f823693c888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3be20_0 .net "clear", 0 0, L_0x7f823693c888;  1 drivers
v0x55ff8ff3bf00_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3bfc0_0 .net "hold", 0 0, L_0x7f823693c8d0;  1 drivers
v0x55ff8ff3c090_0 .net "in", 31 0, L_0x55ff8ff5f450;  alias, 1 drivers
v0x55ff8ff3c160_0 .var "out", 31 0;
S_0x55ff8ff3c310 .scope module, "reg_regwrite_s4" "regr" 3 316, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 2 "in"
    .port_info 4 /OUTPUT 2 "out"
P_0x55ff8ff3c4e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000010>;
L_0x7f823693c7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3c630_0 .net "clear", 0 0, L_0x7f823693c7b0;  1 drivers
v0x55ff8ff3c710_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3c7d0_0 .net "hold", 0 0, L_0x7f823693c7f8;  1 drivers
v0x55ff8ff3c8a0_0 .net "in", 1 0, L_0x55ff8ff5ebf0;  1 drivers
v0x55ff8ff3c960_0 .var "out", 1 0;
S_0x55ff8ff3cb30 .scope module, "reg_s2_control" "regr" 3 204, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 8 "in"
    .port_info 4 /OUTPUT 8 "out"
P_0x55ff8ff3cd00 .param/l "N" 0 6 38, +C4<00000000000000000000000000001000>;
v0x55ff8ff3ce50_0 .net "clear", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff3cf40_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3cfe0_0 .net "hold", 0 0, L_0x7f823693c1c8;  1 drivers
v0x55ff8ff3d0b0_0 .net "in", 7 0, L_0x55ff8ff5aad0;  1 drivers
v0x55ff8ff3d170_0 .var "out", 7 0;
S_0x55ff8ff3d340 .scope module, "reg_s2_mem" "regr" 3 150, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 64 "in"
    .port_info 4 /OUTPUT 64 "out"
P_0x55ff8ff3d510 .param/l "N" 0 6 38, +C4<00000000000000000000000001000000>;
v0x55ff8ff3d660_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff3d720_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff3d7e0_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff3d8b0_0 .net "in", 63 0, L_0x55ff8ff59ff0;  1 drivers
v0x55ff8ff3d950_0 .var "out", 63 0;
S_0x55ff8ff3db20 .scope module, "reg_s2_rt_rd" "regr" 3 160, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /OUTPUT 10 "out"
P_0x55ff8ff3dcf0 .param/l "N" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55ff8ff3de10_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff3ded0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff3df90_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff3e060_0 .net "in", 9 0, L_0x55ff8ff5a2b0;  1 drivers
v0x55ff8ff3e100_0 .var "out", 9 0;
S_0x55ff8ff3e2d0 .scope module, "reg_s2_seimm" "regr" 3 158, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff3e4a0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff3e5f0_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff3e6b0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff3e770_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff3e840_0 .net "in", 31 0, L_0x55ff8ff59d90;  alias, 1 drivers
v0x55ff8ff3e8e0_0 .var "out", 31 0;
S_0x55ff8ff3ea60 .scope module, "reg_s3" "regr" 3 236, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 4 "in"
    .port_info 4 /OUTPUT 4 "out"
P_0x55ff8ff3ec30 .param/l "N" 0 6 38, +C4<00000000000000000000000000000100>;
v0x55ff8ff3ee10_0 .net "clear", 0 0, v0x55ff8ff45810_0;  alias, 1 drivers
v0x55ff8ff3eed0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3ef90_0 .net "hold", 0 0, L_0x7f823693c330;  1 drivers
v0x55ff8ff3f060_0 .net "in", 3 0, L_0x55ff8ff5bba0;  1 drivers
v0x55ff8ff3f120_0 .var "out", 3 0;
S_0x55ff8ff3f2f0 .scope module, "reg_wrreg" "regr" 3 290, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x55ff8ff3f4c0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
v0x55ff8ff3f610_0 .net "clear", 0 0, v0x55ff8ff458b0_0;  alias, 1 drivers
v0x55ff8ff3f6d0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3f790_0 .net "hold", 0 0, L_0x7f823693c648;  1 drivers
v0x55ff8ff3f860_0 .net "in", 4 0, L_0x55ff8ff5e450;  alias, 1 drivers
v0x55ff8ff3f920_0 .var "out", 4 0;
S_0x55ff8ff3faf0 .scope module, "reg_wrreg_s4" "regr" 3 337, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x55ff8ff3fcc0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f823693c9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3fe10_0 .net "clear", 0 0, L_0x7f823693c9a8;  1 drivers
v0x55ff8ff3fef0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff3ffb0_0 .net "hold", 0 0, L_0x7f823693c9f0;  1 drivers
v0x55ff8ff40080_0 .net "in", 4 0, v0x55ff8ff3f920_0;  alias, 1 drivers
v0x55ff8ff40150_0 .var "out", 4 0;
S_0x55ff8ff40300 .scope module, "reg_zero_s3_s4" "regr" 3 264, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 1 "in"
    .port_info 4 /OUTPUT 1 "out"
P_0x55ff8ff404d0 .param/l "N" 0 6 38, +C4<00000000000000000000000000000001>;
L_0x7f823693c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff40620_0 .net "clear", 0 0, L_0x7f823693c528;  1 drivers
v0x55ff8ff40700_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
L_0x7f823693c570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff407c0_0 .net "hold", 0 0, L_0x7f823693c570;  1 drivers
v0x55ff8ff40890_0 .net "in", 0 0, L_0x55ff8ff5c6e0;  alias, 1 drivers
v0x55ff8ff40960_0 .var "out", 0 0;
S_0x55ff8ff40b10 .scope module, "regm1" "regm" 3 138, 10 27 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /INPUT 1 "regwrite"
    .port_info 6 /INPUT 5 "wrreg"
    .port_info 7 /INPUT 32 "wrdata"
P_0x55ff8ff3ecd0 .param/l "NMEM" 0 10 35, +C4<00000000000000000000000000010100>;
P_0x55ff8ff3ed10 .param/str "RM_DATA" 0 10 37, "rm_data.txt";
v0x55ff8ff41100_0 .var "_data1", 31 0;
v0x55ff8ff41200_0 .var "_data2", 31 0;
v0x55ff8ff412e0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff413b0_0 .net "data1", 31 0, v0x55ff8ff41100_0;  alias, 1 drivers
v0x55ff8ff41470_0 .net "data2", 31 0, v0x55ff8ff41200_0;  alias, 1 drivers
v0x55ff8ff415a0 .array "mem", 31 0, 31 0;
v0x55ff8ff41a60_0 .net "read1", 4 0, L_0x55ff8ff591e0;  alias, 1 drivers
v0x55ff8ff41b40_0 .net "read2", 4 0, L_0x55ff8ff59280;  alias, 1 drivers
v0x55ff8ff41c20_0 .net "regwrite", 0 0, L_0x55ff8ff5eec0;  alias, 1 drivers
v0x55ff8ff41ce0_0 .net "wrdata", 31 0, L_0x55ff8ff5fa40;  alias, 1 drivers
v0x55ff8ff41dc0_0 .net "wrreg", 4 0, v0x55ff8ff40150_0;  alias, 1 drivers
E_0x55ff8fe81750/0 .event edge, v0x55ff8ff41b40_0, v0x55ff8ff40150_0, v0x55ff8ff41c20_0, v0x55ff8ff41ce0_0;
v0x55ff8ff415a0_0 .array/port v0x55ff8ff415a0, 0;
v0x55ff8ff415a0_1 .array/port v0x55ff8ff415a0, 1;
v0x55ff8ff415a0_2 .array/port v0x55ff8ff415a0, 2;
v0x55ff8ff415a0_3 .array/port v0x55ff8ff415a0, 3;
E_0x55ff8fe81750/1 .event edge, v0x55ff8ff415a0_0, v0x55ff8ff415a0_1, v0x55ff8ff415a0_2, v0x55ff8ff415a0_3;
v0x55ff8ff415a0_4 .array/port v0x55ff8ff415a0, 4;
v0x55ff8ff415a0_5 .array/port v0x55ff8ff415a0, 5;
v0x55ff8ff415a0_6 .array/port v0x55ff8ff415a0, 6;
v0x55ff8ff415a0_7 .array/port v0x55ff8ff415a0, 7;
E_0x55ff8fe81750/2 .event edge, v0x55ff8ff415a0_4, v0x55ff8ff415a0_5, v0x55ff8ff415a0_6, v0x55ff8ff415a0_7;
v0x55ff8ff415a0_8 .array/port v0x55ff8ff415a0, 8;
v0x55ff8ff415a0_9 .array/port v0x55ff8ff415a0, 9;
v0x55ff8ff415a0_10 .array/port v0x55ff8ff415a0, 10;
v0x55ff8ff415a0_11 .array/port v0x55ff8ff415a0, 11;
E_0x55ff8fe81750/3 .event edge, v0x55ff8ff415a0_8, v0x55ff8ff415a0_9, v0x55ff8ff415a0_10, v0x55ff8ff415a0_11;
v0x55ff8ff415a0_12 .array/port v0x55ff8ff415a0, 12;
v0x55ff8ff415a0_13 .array/port v0x55ff8ff415a0, 13;
v0x55ff8ff415a0_14 .array/port v0x55ff8ff415a0, 14;
v0x55ff8ff415a0_15 .array/port v0x55ff8ff415a0, 15;
E_0x55ff8fe81750/4 .event edge, v0x55ff8ff415a0_12, v0x55ff8ff415a0_13, v0x55ff8ff415a0_14, v0x55ff8ff415a0_15;
v0x55ff8ff415a0_16 .array/port v0x55ff8ff415a0, 16;
v0x55ff8ff415a0_17 .array/port v0x55ff8ff415a0, 17;
v0x55ff8ff415a0_18 .array/port v0x55ff8ff415a0, 18;
v0x55ff8ff415a0_19 .array/port v0x55ff8ff415a0, 19;
E_0x55ff8fe81750/5 .event edge, v0x55ff8ff415a0_16, v0x55ff8ff415a0_17, v0x55ff8ff415a0_18, v0x55ff8ff415a0_19;
v0x55ff8ff415a0_20 .array/port v0x55ff8ff415a0, 20;
v0x55ff8ff415a0_21 .array/port v0x55ff8ff415a0, 21;
v0x55ff8ff415a0_22 .array/port v0x55ff8ff415a0, 22;
v0x55ff8ff415a0_23 .array/port v0x55ff8ff415a0, 23;
E_0x55ff8fe81750/6 .event edge, v0x55ff8ff415a0_20, v0x55ff8ff415a0_21, v0x55ff8ff415a0_22, v0x55ff8ff415a0_23;
v0x55ff8ff415a0_24 .array/port v0x55ff8ff415a0, 24;
v0x55ff8ff415a0_25 .array/port v0x55ff8ff415a0, 25;
v0x55ff8ff415a0_26 .array/port v0x55ff8ff415a0, 26;
v0x55ff8ff415a0_27 .array/port v0x55ff8ff415a0, 27;
E_0x55ff8fe81750/7 .event edge, v0x55ff8ff415a0_24, v0x55ff8ff415a0_25, v0x55ff8ff415a0_26, v0x55ff8ff415a0_27;
v0x55ff8ff415a0_28 .array/port v0x55ff8ff415a0, 28;
v0x55ff8ff415a0_29 .array/port v0x55ff8ff415a0, 29;
v0x55ff8ff415a0_30 .array/port v0x55ff8ff415a0, 30;
v0x55ff8ff415a0_31 .array/port v0x55ff8ff415a0, 31;
E_0x55ff8fe81750/8 .event edge, v0x55ff8ff415a0_28, v0x55ff8ff415a0_29, v0x55ff8ff415a0_30, v0x55ff8ff415a0_31;
E_0x55ff8fe81750 .event/or E_0x55ff8fe81750/0, E_0x55ff8fe81750/1, E_0x55ff8fe81750/2, E_0x55ff8fe81750/3, E_0x55ff8fe81750/4, E_0x55ff8fe81750/5, E_0x55ff8fe81750/6, E_0x55ff8fe81750/7, E_0x55ff8fe81750/8;
E_0x55ff8fe80bf0/0 .event edge, v0x55ff8ff41a60_0, v0x55ff8ff40150_0, v0x55ff8ff41c20_0, v0x55ff8ff41ce0_0;
E_0x55ff8fe80bf0/1 .event edge, v0x55ff8ff415a0_0, v0x55ff8ff415a0_1, v0x55ff8ff415a0_2, v0x55ff8ff415a0_3;
E_0x55ff8fe80bf0/2 .event edge, v0x55ff8ff415a0_4, v0x55ff8ff415a0_5, v0x55ff8ff415a0_6, v0x55ff8ff415a0_7;
E_0x55ff8fe80bf0/3 .event edge, v0x55ff8ff415a0_8, v0x55ff8ff415a0_9, v0x55ff8ff415a0_10, v0x55ff8ff415a0_11;
E_0x55ff8fe80bf0/4 .event edge, v0x55ff8ff415a0_12, v0x55ff8ff415a0_13, v0x55ff8ff415a0_14, v0x55ff8ff415a0_15;
E_0x55ff8fe80bf0/5 .event edge, v0x55ff8ff415a0_16, v0x55ff8ff415a0_17, v0x55ff8ff415a0_18, v0x55ff8ff415a0_19;
E_0x55ff8fe80bf0/6 .event edge, v0x55ff8ff415a0_20, v0x55ff8ff415a0_21, v0x55ff8ff415a0_22, v0x55ff8ff415a0_23;
E_0x55ff8fe80bf0/7 .event edge, v0x55ff8ff415a0_24, v0x55ff8ff415a0_25, v0x55ff8ff415a0_26, v0x55ff8ff415a0_27;
E_0x55ff8fe80bf0/8 .event edge, v0x55ff8ff415a0_28, v0x55ff8ff415a0_29, v0x55ff8ff415a0_30, v0x55ff8ff415a0_31;
E_0x55ff8fe80bf0 .event/or E_0x55ff8fe80bf0/0, E_0x55ff8fe80bf0/1, E_0x55ff8fe80bf0/2, E_0x55ff8fe80bf0/3, E_0x55ff8fe80bf0/4, E_0x55ff8fe80bf0/5, E_0x55ff8fe80bf0/6, E_0x55ff8fe80bf0/7, E_0x55ff8fe80bf0/8;
S_0x55ff8ff41f60 .scope module, "regr_im_s2" "regr" 3 109, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff420e0 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff422f0_0 .net "clear", 0 0, v0x55ff8ff45720_0;  1 drivers
v0x55ff8ff423d0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff42490_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff42560_0 .net "in", 31 0, L_0x55ff8fe6ec80;  alias, 1 drivers
v0x55ff8ff42630_0 .var "out", 31 0;
S_0x55ff8ff427c0 .scope module, "regr_pc4_s2" "regr" 3 100, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 32 "in"
    .port_info 4 /OUTPUT 32 "out"
P_0x55ff8ff42990 .param/l "N" 0 6 38, +C4<00000000000000000000000000100000>;
v0x55ff8ff42ae0_0 .net "clear", 0 0, v0x55ff8ff45720_0;  alias, 1 drivers
v0x55ff8ff42bd0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff42c70_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff42d40_0 .net "in", 31 0, L_0x55ff8ff58bb0;  alias, 1 drivers
v0x55ff8ff42de0_0 .var "out", 31 0;
S_0x55ff8ff42fa0 .scope module, "regr_s2_rs" "regr" 3 145, 6 31 0, S_0x55ff8fee70c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clear"
    .port_info 2 /INPUT 1 "hold"
    .port_info 3 /INPUT 5 "in"
    .port_info 4 /OUTPUT 5 "out"
P_0x55ff8ff43170 .param/l "N" 0 6 38, +C4<00000000000000000000000000000101>;
L_0x7f823693c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ff8ff432c0_0 .net "clear", 0 0, L_0x7f823693c0f0;  1 drivers
v0x55ff8ff433a0_0 .net "clk", 0 0, v0x55ff8ff48a20_0;  alias, 1 drivers
v0x55ff8ff43460_0 .net "hold", 0 0, v0x55ff8ff48300_0;  alias, 1 drivers
v0x55ff8ff43530_0 .net "in", 4 0, L_0x55ff8ff591e0;  alias, 1 drivers
v0x55ff8ff43600_0 .var "out", 4 0;
    .scope S_0x55ff8ff427c0;
T_0 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff42ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff42de0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55ff8ff42c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55ff8ff42de0_0;
    %assign/vec4 v0x55ff8ff42de0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55ff8ff42d40_0;
    %assign/vec4 v0x55ff8ff42de0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ff8ff36ec0;
T_1 ;
    %vpi_call 9 36 "$readmemh", P_0x55ff8ff370d0, v0x55ff8ff378e0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55ff8ff41f60;
T_2 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff422f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff42630_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ff8ff42490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55ff8ff42630_0;
    %assign/vec4 v0x55ff8ff42630_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55ff8ff42560_0;
    %assign/vec4 v0x55ff8ff42630_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ff8ff40b10;
T_3 ;
    %vpi_call 10 42 "$readmemh", P_0x55ff8ff3ed10, v0x55ff8ff415a0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55ff8ff40b10;
T_4 ;
    %end;
    .thread T_4;
    .scope S_0x55ff8ff40b10;
T_5 ;
    %wait E_0x55ff8fe80bf0;
    %load/vec4 v0x55ff8ff41a60_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ff8ff41100_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ff8ff41a60_0;
    %load/vec4 v0x55ff8ff41dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff41c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ff8ff41ce0_0;
    %store/vec4 v0x55ff8ff41100_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55ff8ff41a60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ff8ff415a0, 4;
    %store/vec4 v0x55ff8ff41100_0, 0, 32;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55ff8ff40b10;
T_6 ;
    %wait E_0x55ff8fe81750;
    %load/vec4 v0x55ff8ff41b40_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ff8ff41200_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ff8ff41b40_0;
    %load/vec4 v0x55ff8ff41dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff41c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55ff8ff41ce0_0;
    %store/vec4 v0x55ff8ff41200_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55ff8ff41b40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55ff8ff415a0, 4;
    %store/vec4 v0x55ff8ff41200_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ff8ff40b10;
T_7 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff41c20_0;
    %load/vec4 v0x55ff8ff41dc0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55ff8ff41ce0_0;
    %load/vec4 v0x55ff8ff41dc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ff8ff415a0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ff8ff42fa0;
T_8 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff432c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ff8ff43600_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55ff8ff43460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55ff8ff43600_0;
    %assign/vec4 v0x55ff8ff43600_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55ff8ff43530_0;
    %assign/vec4 v0x55ff8ff43600_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ff8ff3d340;
T_9 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55ff8ff3d950_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ff8ff3d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55ff8ff3d950_0;
    %assign/vec4 v0x55ff8ff3d950_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ff8ff3d8b0_0;
    %assign/vec4 v0x55ff8ff3d950_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ff8ff3e2d0;
T_10 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff3e8e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ff8ff3e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55ff8ff3e8e0_0;
    %assign/vec4 v0x55ff8ff3e8e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55ff8ff3e840_0;
    %assign/vec4 v0x55ff8ff3e8e0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ff8ff3db20;
T_11 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3de10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55ff8ff3e100_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55ff8ff3df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55ff8ff3e100_0;
    %assign/vec4 v0x55ff8ff3e100_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55ff8ff3e060_0;
    %assign/vec4 v0x55ff8ff3e100_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55ff8ff3b1d0;
T_12 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff3b930_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55ff8ff3b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55ff8ff3b930_0;
    %assign/vec4 v0x55ff8ff3b930_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55ff8ff3b870_0;
    %assign/vec4 v0x55ff8ff3b930_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55ff8ff355b0;
T_13 ;
    %wait E_0x55ff8ff07a00;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ff8ff357c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff358c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35ae0_0, 0;
    %load/vec4 v0x55ff8ff35e30_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff358c0_0, 0;
    %jmp T_13.7;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff358c0_0, 0;
    %jmp T_13.7;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35fd0_0, 0;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff358c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35fd0_0, 0;
    %jmp T_13.7;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55ff8ff357c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff35fd0_0, 0;
    %jmp T_13.7;
T_13.5 ;
    %jmp T_13.7;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff35ae0_0, 0;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55ff8ff3cb30;
T_14 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3ce50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55ff8ff3d170_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55ff8ff3cfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55ff8ff3d170_0;
    %assign/vec4 v0x55ff8ff3d170_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55ff8ff3d0b0_0;
    %assign/vec4 v0x55ff8ff3d170_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55ff8ff34550;
T_15 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff34890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff8ff34bd0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55ff8ff34a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55ff8ff34bd0_0;
    %assign/vec4 v0x55ff8ff34bd0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55ff8ff34b10_0;
    %assign/vec4 v0x55ff8ff34bd0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55ff8ff335d0;
T_16 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff33860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff33b60_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55ff8ff339e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55ff8ff33b60_0;
    %assign/vec4 v0x55ff8ff33b60_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55ff8ff33a80_0;
    %assign/vec4 v0x55ff8ff33b60_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55ff8ff3a1f0;
T_17 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff3a830_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55ff8ff3a690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55ff8ff3a830_0;
    %assign/vec4 v0x55ff8ff3a830_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55ff8ff3a760_0;
    %assign/vec4 v0x55ff8ff3a830_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55ff8ff39230;
T_18 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff39550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff39880_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55ff8ff39720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x55ff8ff39880_0;
    %assign/vec4 v0x55ff8ff39880_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55ff8ff397c0_0;
    %assign/vec4 v0x55ff8ff39880_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55ff8ff3ea60;
T_19 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3ee10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55ff8ff3f120_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55ff8ff3ef90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x55ff8ff3f120_0;
    %assign/vec4 v0x55ff8ff3f120_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55ff8ff3f060_0;
    %assign/vec4 v0x55ff8ff3f120_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55ff8ff32fc0;
T_20 ;
    %wait E_0x55ff8fee3d90;
    %load/vec4 v0x55ff8ff33470_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.3 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.5 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55ff8ff33210_0, 0, 4;
    %jmp T_20.7;
T_20.7 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55ff8ff32fc0;
T_21 ;
    %wait E_0x55ff8fef9130;
    %load/vec4 v0x55ff8ff333d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55ff8ff33310_0, 0, 4;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ff8ff33310_0, 0, 4;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55ff8ff33310_0, 0, 4;
    %jmp T_21.5;
T_21.2 ;
    %load/vec4 v0x55ff8ff33210_0;
    %store/vec4 v0x55ff8ff33310_0, 0, 4;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55ff8ff33310_0, 0, 4;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55ff8ff073f0;
T_22 ;
    %wait E_0x55ff8fef9ee0;
    %load/vec4 v0x55ff8ff328c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.0 ;
    %load/vec4 v0x55ff8ff32700_0;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.1 ;
    %load/vec4 v0x55ff8ff32620_0;
    %load/vec4 v0x55ff8ff327e0_0;
    %and;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.2 ;
    %load/vec4 v0x55ff8ff32620_0;
    %load/vec4 v0x55ff8ff327e0_0;
    %or;
    %inv;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.3 ;
    %load/vec4 v0x55ff8ff32620_0;
    %load/vec4 v0x55ff8ff327e0_0;
    %or;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55ff8ff32cc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.5 ;
    %load/vec4 v0x55ff8ff32d80_0;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.6 ;
    %load/vec4 v0x55ff8ff32620_0;
    %load/vec4 v0x55ff8ff327e0_0;
    %xor;
    %assign/vec4 v0x55ff8ff32be0_0, 0;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55ff8ff40300;
T_23 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff40620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff40960_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55ff8ff407c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x55ff8ff40960_0;
    %assign/vec4 v0x55ff8ff40960_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55ff8ff40890_0;
    %assign/vec4 v0x55ff8ff40960_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55ff8ff37a20;
T_24 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff37d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff38050_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55ff8ff37ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55ff8ff38050_0;
    %assign/vec4 v0x55ff8ff38050_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55ff8ff37f90_0;
    %assign/vec4 v0x55ff8ff38050_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55ff8ff38a40;
T_25 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff38d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff39070_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55ff8ff38ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55ff8ff39070_0;
    %assign/vec4 v0x55ff8ff39070_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55ff8ff38fb0_0;
    %assign/vec4 v0x55ff8ff39070_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55ff8ff3f2f0;
T_26 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3f610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ff8ff3f920_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55ff8ff3f790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55ff8ff3f920_0;
    %assign/vec4 v0x55ff8ff3f920_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x55ff8ff3f860_0;
    %assign/vec4 v0x55ff8ff3f920_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55ff8ff34da0;
T_27 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff350c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff8ff353e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55ff8ff35250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55ff8ff353e0_0;
    %assign/vec4 v0x55ff8ff353e0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55ff8ff35320_0;
    %assign/vec4 v0x55ff8ff353e0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55ff8ff33d30;
T_28 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff34050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff343c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55ff8ff34220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x55ff8ff343c0_0;
    %assign/vec4 v0x55ff8ff343c0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55ff8ff342f0_0;
    %assign/vec4 v0x55ff8ff343c0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55ff8ff3a9e0;
T_29 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff3b020_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55ff8ff3ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x55ff8ff3b020_0;
    %assign/vec4 v0x55ff8ff3b020_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55ff8ff3af50_0;
    %assign/vec4 v0x55ff8ff3b020_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55ff8ff39a50;
T_30 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff39d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff3a090_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55ff8ff39ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x55ff8ff3a090_0;
    %assign/vec4 v0x55ff8ff3a090_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55ff8ff39fc0_0;
    %assign/vec4 v0x55ff8ff3a090_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55ff8ff3c310;
T_31 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff8ff3c960_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55ff8ff3c7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55ff8ff3c960_0;
    %assign/vec4 v0x55ff8ff3c960_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55ff8ff3c8a0_0;
    %assign/vec4 v0x55ff8ff3c960_0, 0;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55ff8ff361f0;
T_32 ;
    %vpi_call 8 35 "$readmemh", P_0x55ff8fe71d70, v0x55ff8ff36970, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000010011 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x55ff8ff361f0;
T_33 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff36d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55ff8ff36bd0_0;
    %load/vec4 v0x55ff8ff367a0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ff8ff36970, 0, 4;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55ff8ff3bb00;
T_34 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3be20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff3c160_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55ff8ff3bfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x55ff8ff3c160_0;
    %assign/vec4 v0x55ff8ff3c160_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55ff8ff3c090_0;
    %assign/vec4 v0x55ff8ff3c160_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55ff8ff38220;
T_35 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff38540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff38870_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55ff8ff386e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55ff8ff38870_0;
    %assign/vec4 v0x55ff8ff38870_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x55ff8ff387b0_0;
    %assign/vec4 v0x55ff8ff38870_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55ff8ff3faf0;
T_36 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff3fe10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55ff8ff40150_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55ff8ff3ffb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x55ff8ff40150_0;
    %assign/vec4 v0x55ff8ff40150_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55ff8ff40080_0;
    %assign/vec4 v0x55ff8ff40150_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55ff8fee70c0;
T_37 ;
    %vpi_call 3 44 "$display", "if_pc,    if_instr, id_regrs, id_regrt, ex_alua,  ex_alub,  ex_aluctl, mem_memdata, mem_memread, mem_memwrite, wb_regdata, wb_regwrite" {0 0 0};
    %vpi_call 3 45 "$monitor", "%x, %x, %x, %x, %x, %x, %x,         %x,    %x,           %x,            %x,   %x", v0x55ff8ff46ca0_0, v0x55ff8ff45e00_0, v0x55ff8ff450a0_0, v0x55ff8ff45250_0, v0x55ff8ff45190_0, v0x55ff8ff447d0_0, v0x55ff8ff44160_0, v0x55ff8ff45610_0, v0x55ff8ff46610_0, v0x55ff8ff46b00_0, v0x55ff8ff484b0_0, v0x55ff8ff47b90_0 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x55ff8fee70c0;
T_38 ;
    %wait E_0x55ff8fe809f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff45720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff45810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff458b0_0, 0;
    %load/vec4 v0x55ff8ff473e0_0;
    %load/vec4 v0x55ff8ff46430_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff45720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff45810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff458b0_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x55ff8fee70c0;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ff8ff46ca0_0, 0;
    %end;
    .thread T_39;
    .scope S_0x55ff8fee70c0;
T_40 ;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff48300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x55ff8ff46ca0_0;
    %assign/vec4 v0x55ff8ff46ca0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55ff8ff473e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.2, 4;
    %load/vec4 v0x55ff8ff44b00_0;
    %assign/vec4 v0x55ff8ff46ca0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55ff8ff46430_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.4, 4;
    %load/vec4 v0x55ff8ff46190_0;
    %assign/vec4 v0x55ff8ff46ca0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x55ff8ff46d70_0;
    %assign/vec4 v0x55ff8ff46ca0_0, 0;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55ff8fee70c0;
T_41 ;
    %wait E_0x55ff8fefd1f0;
    %load/vec4 v0x55ff8ff45950_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %load/vec4 v0x55ff8ff45190_0;
    %store/vec4 v0x55ff8ff45bd0_0, 0, 32;
    %jmp T_41.3;
T_41.0 ;
    %load/vec4 v0x55ff8ff44450_0;
    %store/vec4 v0x55ff8ff45bd0_0, 0, 32;
    %jmp T_41.3;
T_41.1 ;
    %load/vec4 v0x55ff8ff484b0_0;
    %store/vec4 v0x55ff8ff45bd0_0, 0, 32;
    %jmp T_41.3;
T_41.3 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55ff8fee70c0;
T_42 ;
    %wait E_0x55ff8fe773d0;
    %load/vec4 v0x55ff8ff45a30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %load/vec4 v0x55ff8ff45550_0;
    %store/vec4 v0x55ff8ff45c70_0, 0, 32;
    %jmp T_42.3;
T_42.0 ;
    %load/vec4 v0x55ff8ff44450_0;
    %store/vec4 v0x55ff8ff45c70_0, 0, 32;
    %jmp T_42.3;
T_42.1 ;
    %load/vec4 v0x55ff8ff484b0_0;
    %store/vec4 v0x55ff8ff45c70_0, 0, 32;
    %jmp T_42.3;
T_42.3 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x55ff8fee70c0;
T_43 ;
    %wait E_0x55ff8fea3190;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x55ff8ff44d30_0;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %load/vec4 v0x55ff8ff44f40_0;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff473e0_0, 0;
    %jmp T_43.3;
T_43.0 ;
    %load/vec4 v0x55ff8ff48960_0;
    %assign/vec4 v0x55ff8ff473e0_0, 0;
    %jmp T_43.3;
T_43.1 ;
    %load/vec4 v0x55ff8ff48960_0;
    %inv;
    %assign/vec4 v0x55ff8ff473e0_0, 0;
    %jmp T_43.3;
T_43.3 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x55ff8fee70c0;
T_44 ;
    %wait E_0x55ff8fe81470;
    %load/vec4 v0x55ff8ff47af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff48670_0;
    %load/vec4 v0x55ff8ff47d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ff8ff45950_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55ff8ff47b90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff48760_0;
    %load/vec4 v0x55ff8ff47d50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ff8ff45950_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff8ff45950_0, 0;
T_44.3 ;
T_44.1 ;
    %load/vec4 v0x55ff8ff47af0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff48670_0;
    %load/vec4 v0x55ff8ff47ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55ff8ff45a30_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x55ff8ff47b90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff48760_0;
    %load/vec4 v0x55ff8ff47ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55ff8ff45a30_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55ff8ff45a30_0, 0;
T_44.7 ;
T_44.5 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x55ff8fee70c0;
T_45 ;
    %wait E_0x55ff8fe81300;
    %load/vec4 v0x55ff8ff46570_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff47e10_0;
    %load/vec4 v0x55ff8ff47ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55ff8ff47c60_0;
    %load/vec4 v0x55ff8ff47ee0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55ff8ff48300_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff48300_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x55ff8fee74a0;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ff8ff48ac0_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0x55ff8fee74a0;
T_47 ;
    %load/vec4 v0x55ff8ff48a20_0;
    %inv;
    %assign/vec4 v0x55ff8ff48a20_0, 0;
    %delay 5, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55ff8fee74a0;
T_48 ;
    %vpi_call 2 45 "$dumpfile", "t0001-no_hazard.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ff8fee74a0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55ff8ff48a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ff8ff48ac0_0, 0, 32;
T_48.0 ;
    %load/vec4 v0x55ff8ff48ac0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_48.1, 5;
    %wait E_0x55ff8ff06bf0;
    %load/vec4 v0x55ff8ff48ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55ff8ff48ac0_0, 0, 32;
    %jmp T_48.0;
T_48.1 ;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_48;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./alu_control.v";
    "./regr.v";
    "./control.v";
    "./dm.v";
    "./im.v";
    "./regm.v";
