
*** Running vivado
    with args -log top_level.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 355.219 ; gain = 97.172
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v:2]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/clocking.v:71]
INFO: [Synth 8-638] synthesizing module 'clocking_clk_wiz' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/clocking_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clocking_clk_wiz' (4#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/clocking_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clocking' (5#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/clocking.v:71]
INFO: [Synth 8-638] synthesizing module 'resetlocked' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/resetlocked.v:7]
INFO: [Synth 8-256] done synthesizing module 'resetlocked' (6#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/resetlocked.v:7]
INFO: [Synth 8-638] synthesizing module 'Loudspeaker' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/loudspeaker/loudspeaker.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/loudspeaker/loudspeaker.v:17]
INFO: [Synth 8-256] done synthesizing module 'Loudspeaker' (7#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/loudspeaker/loudspeaker.v:1]
INFO: [Synth 8-638] synthesizing module 'Distance_meter' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:2]
INFO: [Synth 8-256] done synthesizing module 'Distance_meter' (8#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:2]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v:1]
	Parameter HM bound to: 799 - type: integer 
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VM bound to: 524 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VGA' (9#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v:1]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/debounce.v:4]
INFO: [Synth 8-256] done synthesizing module 'debounce' (10#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/debounce.v:4]
INFO: [Synth 8-638] synthesizing module 'ov7670_controller' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_controller.v:1]
	Parameter camera_address bound to: 8'b01000010 
INFO: [Synth 8-638] synthesizing module 'i2c_sender' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/i2c_sender.v:2]
INFO: [Synth 8-256] done synthesizing module 'i2c_sender' (11#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/i2c_sender.v:2]
INFO: [Synth 8-638] synthesizing module 'ov7670_registers' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:1]
INFO: [Synth 8-256] done synthesizing module 'ov7670_registers' (12#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:1]
WARNING: [Synth 8-3848] Net siod_xhdl0 in module/entity ov7670_controller does not have driver. [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_controller.v:11]
INFO: [Synth 8-256] done synthesizing module 'ov7670_controller' (13#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_controller.v:1]
INFO: [Synth 8-638] synthesizing module 'frame_buffer' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-7976-Tiger/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'frame_buffer' (14#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-7976-Tiger/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_capture.v:3]
WARNING: [Synth 8-6014] Unused sequential element href_hold_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_capture.v:58]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (15#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_capture.v:3]
INFO: [Synth 8-638] synthesizing module 'RGB' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/RGB.v:16]
INFO: [Synth 8-256] done synthesizing module 'RGB' (16#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/RGB.v:16]
INFO: [Synth 8-638] synthesizing module 'ram_buffer' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/frame_buffer/ram_buffer.v:20]
	Parameter ADDRESSWIDTH bound to: 19 - type: integer 
	Parameter BITWIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 1920 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/frame_buffer/ram_buffer.v:53]
INFO: [Synth 8-256] done synthesizing module 'ram_buffer' (17#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/frame_buffer/ram_buffer.v:20]
INFO: [Synth 8-638] synthesizing module 'Address_Generator' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/address_Generator.v:4]
INFO: [Synth 8-256] done synthesizing module 'Address_Generator' (18#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/address_Generator.v:4]
INFO: [Synth 8-638] synthesizing module 'filtering' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:22]
INFO: [Synth 8-256] done synthesizing module 'filtering' (19#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:22]
INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/draw_rect_char.v:13]
	Parameter rect_x bound to: 140 - type: integer 
	Parameter rect_width bound to: 240 - type: integer 
	Parameter rect_y bound to: 464 - type: integer 
	Parameter rect_height bound to: 16 - type: integer 
	Parameter FRAME_X_POS bound to: 10 - type: integer 
	Parameter FRAME_Y_POS bound to: 10 - type: integer 
	Parameter FRAME_X_PIX bound to: 630 - type: integer 
	Parameter FRAME_Y_PIX bound to: 450 - type: integer 
	Parameter FRAME_RGB bound to: 12'b000000000001 
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/delay.v:3]
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter CLK_DEL bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay' (20#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/delay.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (21#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/draw_rect_char.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_distance_char' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/draw_distance_char.v:13]
	Parameter rect_x bound to: 380 - type: integer 
	Parameter rect_width bound to: 120 - type: integer 
	Parameter rect_y bound to: 464 - type: integer 
	Parameter rect_height bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_distance_char' (22#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/draw_distance_char.v:13]
INFO: [Synth 8-638] synthesizing module 'font_rom' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (23#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/char_rom.v:13]
	Parameter string_length bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rom' (24#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/char_rom.v:13]
INFO: [Synth 8-638] synthesizing module 'char_rom_dist_meter' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/char_rom_dist_meter.v:13]
	Parameter string_length bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'char_rom_dist_meter' (25#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/char_rom_dist_meter.v:13]
WARNING: [Synth 8-3848] Net ov7670_siod_xhdl0 in module/entity top_level does not have driver. [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v:49]
INFO: [Synth 8-256] done synthesizing module 'top_level' (26#1) [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 405.309 ; gain = 147.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 405.309 ; gain = 147.262
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-7976-Tiger/dcp3/frame_buffer_in_context.xdc] for cell 'my_frame_buffer'
Finished Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/.Xil/Vivado-7976-Tiger/dcp3/frame_buffer_in_context.xdc] for cell 'my_frame_buffer'
Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/constraints/project_constraints.xdc]
WARNING: [Vivado 12-507] No nets matched 'ov7670_pclk_IBUF'. [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/constraints/project_constraints.xdc:118]
Finished Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/constraints/project_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/constraints/project_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/constraints/project_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/dont_touch.xdc]
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 720.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_frame_buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:06 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/loudspeaker/loudspeaker.v:11]
INFO: [Synth 8-4471] merging register 'distance_cm_reg[8:0]' into 'distance_buffer_cm_reg[8:0]' [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:63]
WARNING: [Synth 8-6014] Unused sequential element distance_cm_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:63]
INFO: [Synth 8-5546] ROM "Vcnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_sr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element divider_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/i2c_sender.v:46]
INFO: [Synth 8-5546] ROM "finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register 0®Í“ÿ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element sreg_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:18]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:25]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_capture.v:32]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:173]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:502]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:342]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/filtering.v:342]
INFO: [Synth 8-5544] ROM "g_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rgb_nxt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element char_line_pixels_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/font_rom.v:22]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clocking_clk_wiz__GC0    |           1|         4|
|2     |muxpart__28              |           1|     55335|
|3     |char_rom_dist_meter__GB1 |           1|       112|
|4     |top_level__GC0           |           1|     15280|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 9     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
	   8 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 9     
	   6 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 9     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---RAMs : 
	              15K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	  18 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 28    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	  32 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module char_rom_dist_meter 
Detailed RTL Component Info : 
+---Muxes : 
	  32 Input      1 Bit        Muxes := 7     
Module resetlocked 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Loudspeaker 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Distance_meter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module debounce 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module ov7670_registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module RGB 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module ram_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---RAMs : 
	              15K Bit         RAMs := 1     
Module Address_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 9     
+---Registers : 
	               19 Bit    Registers := 9     
Module filtering 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
	   5 Input     16 Bit       Adders := 1     
	   8 Input     12 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 4     
	   6 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
+---Registers : 
	               16 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 3     
+---Muxes : 
	  18 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 3     
Module delay 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module draw_rect_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 1     
Module delay__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
Module draw_distance_char 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module font_rom__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module font_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/loudspeaker/loudspeaker.v:11]
WARNING: [Synth 8-6014] Unused sequential element echo_cnt_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:65]
WARNING: [Synth 8-6014] Unused sequential element trig_cnt_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/distance_meter/distance_meter.v:66]
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element Hcnt_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v:33]
WARNING: [Synth 8-6014] Unused sequential element Vcnt_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v:34]
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c_sender/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_i2c_sender/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Inst_ov7670_registers/finished" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6040] Register 0®Í“ÿ driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6014] Unused sequential element Inst_ov7670_registers/sreg_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:18]
WARNING: [Synth 8-6014] Unused sequential element Inst_i2c_sender/divider_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/i2c_sender.v:46]
WARNING: [Synth 8-6014] Unused sequential element Inst_ov7670_registers/address_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/basys3_ov7670/ov7670_registers.v:25]
WARNING: [Synth 8-6014] Unused sequential element my_font_rom/char_line_pixels_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/font_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element my_font_rom2/char_line_pixels_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/filtering/font_rom.v:22]
WARNING: [Synth 8-6014] Unused sequential element my_ov7670_capture/address_reg was removed.  [C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/ov7670_capture.v:32]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 9 RAM instances of RAM ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_2/my_ov7670_controller/\Inst_i2c_sender/data_sr_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[1]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[2]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[3]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[4]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_N_reg[5]' (FDR) to 'i_2/my_Address_Generator/address_S_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[1]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[2]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[3]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[4]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_S_reg[5]' (FDR) to 'i_2/my_Address_Generator/address_C_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tblue_reg[2]' (FDR) to 'i_2/my_filtering/tblue_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tblue_reg[1]' (FDR) to 'i_2/my_filtering/tblue_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tblue_reg[0]' (FDR) to 'i_2/my_filtering/tblue_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tblue_reg[3]' (FDR) to 'i_2/my_filtering/tblue_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tgreen_reg[0]' (FDR) to 'i_2/my_filtering/tgreen_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/g_reg[13]' (FDR) to 'i_2/my_filtering/g_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/g_reg[15]' (FDR) to 'i_2/my_filtering/g_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/g_reg[14]' (FDR) to 'i_2/my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/g_reg[11]' (FDR) to 'i_2/my_filtering/g_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tgreen_reg[1]' (FDR) to 'i_2/my_filtering/tgreen_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tgreen_reg[2]' (FDR) to 'i_2/my_filtering/tgreen_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tgreen_reg[3]' (FDR) to 'i_2/my_filtering/tgreen_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tred_reg[4]' (FDR) to 'i_2/my_filtering/tred_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tred_reg[5]' (FDR) to 'i_2/my_filtering/tred_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tred_reg[6]' (FDR) to 'i_2/my_filtering/tred_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_2/my_filtering/tred_reg[7]' (FDR) to 'i_2/my_filtering/tred_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/my_Distance_meter/i_0/\echo_cnt_reg[0] )
WARNING: [Synth 8-3332] Sequential element (echo_cnt_reg[0]) is unused and will be removed from module Distance_meter.
WARNING: [Synth 8-3332] Sequential element (Inst_i2c_sender/data_sr_reg[0]) is unused and will be removed from module ov7670_controller.
WARNING: [Synth 8-3332] Sequential element (my_delay/del_mem_reg[0][15]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/del_mem_reg[0][14]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/del_mem_reg[0][13]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/del_mem_reg[0][12]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/delay_stage[1].del_mem_reg[1][15]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/delay_stage[1].del_mem_reg[1][14]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/delay_stage[1].del_mem_reg[1][13]) is unused and will be removed from module draw_distance_char.
WARNING: [Synth 8-3332] Sequential element (my_delay/delay_stage[1].del_mem_reg[1][12]) is unused and will be removed from module draw_distance_char.
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_E_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_W_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_SW_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_W_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_NW_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_W_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_NE_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_W_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_2/my_Address_Generator/address_SE_reg[0]' (FDR) to 'i_2/my_Address_Generator/address_W_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:01:50 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+-----------------------------------+---------------+----------------+
|Module Name       | RTL Object                        | Depth x Width | Implemented As | 
+------------------+-----------------------------------+---------------+----------------+
|Loudspeaker       | value                             | 32x18         | LUT            | 
|ov7670_registers  | sreg_reg                          | 256x16        | Block RAM      | 
|font_rom          | char_line_pixels_reg              | 2048x8        | Block RAM      | 
|Loudspeaker       | value                             | 32x18         | LUT            | 
|ov7670_controller | Inst_ov7670_registers/sreg_reg    | 256x16        | Block RAM      | 
|top_level         | my_font_rom/char_line_pixels_reg  | 2048x8        | Block RAM      | 
|top_level         | my_font_rom2/char_line_pixels_reg | 2048x8        | Block RAM      | 
+------------------+-----------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
-------NONE-------
Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clocking_clk_wiz__GC0    |           1|         4|
|2     |muxpart__28              |           1|       222|
|3     |char_rom_dist_meter__GB1 |           1|        73|
|4     |top_level__GC0           |           1|      7768|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 720.270 ; gain = 462.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clocking_clk_wiz__GC0    |           1|         4|
|2     |muxpart__28              |           1|       222|
|3     |char_rom_dist_meter__GB1 |           1|        73|
|4     |top_level__GC0           |           1|      7757|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'my_Address_Generator/address_NE_reg[1]' (FDR) to 'my_Address_Generator/address_E_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_Address_Generator/address_W_reg[1]' (FDR) to 'my_Address_Generator/address_SW_reg[1]'
INFO: [Synth 8-3886] merging instance 'my_Address_Generator/address_N_reg[6]' (FDR) to 'my_Address_Generator/address_C_reg[6]'
INFO: [Synth 8-3886] merging instance 'my_ram_buffer/read_address_left_up_reg[0]' (FD) to 'my_ram_buffer/read_address_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_ram_buffer/read_address_right_up_reg[0]' (FD) to 'my_ram_buffer/read_address_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_ram_buffer/read_address_center_reg[0]' (FD) to 'my_ram_buffer/read_address_up_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_ram_buffer/read_address_left_reg[0]' (FD) to 'my_ram_buffer/read_address_right_reg[0]'
INFO: [Synth 8-3886] merging instance 'my_ram_buffer/read_address_right_reg[0]' (FD) to 'my_ram_buffer/read_address_left_down_reg[0]'
INFO: [Synth 8-4480] The timing for the instance my_ov7670_controller/Inst_ov7670_registers/sreg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_ram_buffer/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_font_rom/char_line_pixels_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance my_font_rom/char_line_pixels_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:35 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:39 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |frame_buffer  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |frame_buffer |     1|
|2     |BUFG         |     4|
|3     |CARRY4       |   358|
|4     |LUT1         |   160|
|5     |LUT2         |   553|
|6     |LUT3         |   494|
|7     |LUT4         |   422|
|8     |LUT5         |   299|
|9     |LUT6         |   493|
|10    |MMCME2_ADV   |     1|
|11    |MUXF7        |    37|
|12    |MUXF8        |     5|
|13    |RAMB18E1     |     1|
|14    |RAMB18E1_1   |     9|
|15    |RAMB18E1_2   |     1|
|16    |FDCE         |   128|
|17    |FDPE         |     4|
|18    |FDRE         |   667|
|19    |FDSE         |    34|
|20    |IBUF         |    18|
|21    |OBUF         |    21|
|22    |OBUFT        |     1|
+------+-------------+------+

Report Instance Areas: 
+------+--------------------------+--------------------+------+
|      |Instance                  |Module              |Cells |
+------+--------------------------+--------------------+------+
|1     |top                       |                    |  3722|
|2     |  my_debounce             |debounce            |    37|
|3     |  my_Address_Generator    |Address_Generator   |   723|
|4     |  my_Distance_meter       |Distance_meter      |   297|
|5     |  my_Loudspeaker          |Loudspeaker         |    79|
|6     |  my_VGA                  |VGA                 |   270|
|7     |  my_char_rom_dist_meter  |char_rom_dist_meter |    46|
|8     |  my_clocking             |clocking            |     5|
|9     |    inst                  |clocking_clk_wiz    |     5|
|10    |  my_draw_distance_char   |draw_distance_char  |   103|
|11    |    my_delay              |delay_0             |    77|
|12    |  my_draw_rect_char       |draw_rect_char      |   192|
|13    |    my_delay              |delay               |    75|
|14    |  my_filtering            |filtering           |   578|
|15    |  my_font_rom             |font_rom            |     7|
|16    |  my_ov7670_capture       |ov7670_capture      |    54|
|17    |  my_ov7670_controller    |ov7670_controller   |   180|
|18    |    Inst_i2c_sender       |i2c_sender          |   146|
|19    |    Inst_ov7670_registers |ov7670_registers    |    32|
|20    |  my_ram_buffer           |ram_buffer          |   878|
|21    |  my_resetlocked          |resetlocked         |    22|
+------+--------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:02:19 . Memory (MB): peak = 744.070 ; gain = 171.062
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:40 . Memory (MB): peak = 744.070 ; gain = 486.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 430 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
145 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 744.070 ; gain = 493.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jerzy/Desktop/58warning/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 744.070 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 15:48:50 2022...
