#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Sep 30 15:05:50 2020
# Process ID: 19900
# Current directory: C:/Users/aajos/Documents/GitHub/Lab05/Lab05
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3616 C:\Users\aajos\Documents\GitHub\Lab05\Lab05\Lab05.xpr
# Log file: C:/Users/aajos/Documents/GitHub/Lab05/Lab05/vivado.log
# Journal file: C:/Users/aajos/Documents/GitHub/Lab05/Lab05\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/aajos/Documents/GitHub/Lab05/Lab05/Lab05.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/systemverilogcode/halfadder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/systemverilogcode/fulladder.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/systemverilogcode/addsub.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/systemverilogcode/halfadder_test.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/aajos/Documents/GitHub/systemverilogcode/fulladder_test.sv'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aajos/Documents/GitHub/Lab05/Lab05/Lab05.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 1209.934 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 30 15:07:39 2020...
ab05/Lab05.srcs/sources_1', nor could it be found using path 'H:/Lab05/Lab05/Lab05.srcs/sources_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1203.148 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_2
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 30 15:07:42 2020...
