// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Mon Nov 13 02:20:05 2023
// Host        : Juwan running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               C:/juwan_projects/Vivado_projects/project_1/project_1.sim/sim_1/synth/func/xsim/top_module_fpga_func_synth.v
// Design      : top_module_fpga
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module dbg_hub_CV
   (clk,
    sl_iport0_o,
    sl_oport0_i);
  input clk;
  output [36:0]sl_iport0_o;
  input [16:0]sl_oport0_i;


endmodule

module u_ila_0_CV
   (clk,
    SL_IPORT_I,
    SL_OPORT_O,
    probe0,
    probe1,
    probe2,
    probe3,
    probe4);
  input clk;
  input [36:0]SL_IPORT_I;
  output [16:0]SL_OPORT_O;
  input [0:7]probe0;
  input [0:28]probe1;
  input [0:31]probe2;
  input [0:0]probe3;
  input [0:0]probe4;


endmodule

module BRAM
   (Q,
    CLK_IBUF_BUFG,
    reg_enable_comp,
    data_address_comp);
  output [7:0]Q;
  input CLK_IBUF_BUFG;
  input reg_enable_comp;
  input [7:0]data_address_comp;

  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire [7:0]data_address_comp;
  wire [7:0]read_data_buff1;
  wire reg_enable_comp;
  wire [15:8]NLW_memory_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_memory_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "BRAM_read_comp/memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h006300680073006B007400610078007400720061006200740074007200610062),
    .INIT_01(256'h00620061007400610063006100620061006E0061007400610068007700690066),
    .INIT_02(256'h0072006100630061006100640061007400630075006400680061006300720061),
    .INIT_03(256'h0072006200740061006200630074006100630072007400610063007200740063),
    .INIT_04(256'h006100740063006E0073007900740061006300610062006E0072007400610063),
    .INIT_05(256'h00740078006200720061006E0074006200610074006E0072006300610062006E),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000720061),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h00AA000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    memory_reg
       (.ADDRARDADDR({1'b0,1'b0,data_address_comp,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_memory_reg_DOADO_UNCONNECTED[15:8],read_data_buff1}),
        .DOBDO(NLW_memory_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_memory_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_memory_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(reg_enable_comp),
        .ENBWREN(1'b0),
        .REGCEAREGCE(reg_enable_comp),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(reg_enable_comp),
        .D(read_data_buff1[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM_0
   (\read_data_reg[7]_0 ,
    CLK_IBUF_BUFG,
    bram_being_used,
    ADDRARDADDR,
    Q,
    reg_enable_comp);
  output [7:0]\read_data_reg[7]_0 ;
  input CLK_IBUF_BUFG;
  input bram_being_used;
  input [7:0]ADDRARDADDR;
  input [7:0]Q;
  input reg_enable_comp;

  wire [7:0]ADDRARDADDR;
  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire bram_being_used;
  wire [7:0]read_data_buff2;
  wire [7:0]\read_data_reg[7]_0 ;
  wire reg_enable_comp;
  wire [15:8]NLW_memory_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_memory_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bram_Read_write_count_b1/memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h006300680073006B007400610078007400720061006200740074007200610062),
    .INIT_01(256'h00620061007400610063006100620061006E0061007400610068007700690066),
    .INIT_02(256'h0072006100630061006100640061007400630075006400680061006300720061),
    .INIT_03(256'h0072006200740061006200630074006100630072007400610063007200740063),
    .INIT_04(256'h006100740063006E0073007900740061006300610062006E0072007400610063),
    .INIT_05(256'h00740078006200720061006E0074006200610074006E0072006300610062006E),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000720061),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h00AA000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    memory_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_memory_reg_DOADO_UNCONNECTED[15:8],read_data_buff2}),
        .DOBDO(NLW_memory_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_memory_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_memory_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(bram_being_used),
        .ENBWREN(1'b0),
        .REGCEAREGCE(bram_being_used),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({reg_enable_comp,reg_enable_comp}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[0]),
        .Q(\read_data_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[1]),
        .Q(\read_data_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[2]),
        .Q(\read_data_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[3]),
        .Q(\read_data_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[4]),
        .Q(\read_data_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[5]),
        .Q(\read_data_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[6]),
        .Q(\read_data_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[7]),
        .Q(\read_data_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM_1
   (Q,
    CLK_IBUF_BUFG,
    bram_being_used,
    ADDRARDADDR,
    reg_enable_comp);
  output [7:0]Q;
  input CLK_IBUF_BUFG;
  input bram_being_used;
  input [7:0]ADDRARDADDR;
  input reg_enable_comp;

  wire [7:0]ADDRARDADDR;
  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire bram_being_used;
  wire [7:0]read_data_buff2;
  wire reg_enable_comp;
  wire [15:8]NLW_memory_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_memory_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bram_Read_write_count_b2/memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h006300680073006B007400610078007400720061006200740074007200610062),
    .INIT_01(256'h00620061007400610063006100620061006E0061007400610068007700690066),
    .INIT_02(256'h0072006100630061006100640061007400630075006400680061006300720061),
    .INIT_03(256'h0072006200740061006200630074006100630072007400610063007200740063),
    .INIT_04(256'h006100740063006E0073007900740061006300610062006E0072007400610063),
    .INIT_05(256'h00740078006200720061006E0074006200610074006E0072006300610062006E),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000720061),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h00AA000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    memory_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_memory_reg_DOADO_UNCONNECTED[15:8],read_data_buff2}),
        .DOBDO(NLW_memory_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_memory_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_memory_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(bram_being_used),
        .ENBWREN(1'b0),
        .REGCEAREGCE(bram_being_used),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({reg_enable_comp,reg_enable_comp}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "BRAM" *) 
module BRAM_2
   (\read_data_reg[7]_0 ,
    CLK_IBUF_BUFG,
    bram_being_used,
    ADDRARDADDR,
    Q,
    reg_enable_comp);
  output [7:0]\read_data_reg[7]_0 ;
  input CLK_IBUF_BUFG;
  input bram_being_used;
  input [7:0]ADDRARDADDR;
  input [7:0]Q;
  input reg_enable_comp;

  wire [7:0]ADDRARDADDR;
  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire bram_being_used;
  wire [7:0]read_data_buff2;
  wire [7:0]\read_data_reg[7]_0 ;
  wire reg_enable_comp;
  wire [15:8]NLW_memory_reg_DOADO_UNCONNECTED;
  wire [15:0]NLW_memory_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_memory_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "2048" *) 
  (* RTL_RAM_NAME = "bram_Read_write_w1/memory_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h006300680073006B007400610078007400720061006200740074007200610062),
    .INIT_01(256'h00620061007400610063006100620061006E0061007400610068007700690066),
    .INIT_02(256'h0072006100630061006100640061007400630075006400680061006300720061),
    .INIT_03(256'h0072006200740061006200630074006100630072007400610063007200740063),
    .INIT_04(256'h006100740063006E0073007900740061006300610062006E0072007400610063),
    .INIT_05(256'h00740078006200720061006E0074006200610074006E0072006300610062006E),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000720061),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h00AA000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    memory_reg
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(CLK_IBUF_BUFG),
        .CLKBWRCLK(1'b0),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({NLW_memory_reg_DOADO_UNCONNECTED[15:8],read_data_buff2}),
        .DOBDO(NLW_memory_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_memory_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_memory_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(bram_being_used),
        .ENBWREN(1'b0),
        .REGCEAREGCE(bram_being_used),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({reg_enable_comp,reg_enable_comp}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[0]),
        .Q(\read_data_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[1]),
        .Q(\read_data_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[2]),
        .Q(\read_data_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[3]),
        .Q(\read_data_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[4]),
        .Q(\read_data_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[5]),
        .Q(\read_data_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[6]),
        .Q(\read_data_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \read_data_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(bram_being_used),
        .D(read_data_buff2[7]),
        .Q(\read_data_reg[7]_0 [7]),
        .R(1'b0));
endmodule

module CA_Processor_32STE_8bitword
   (rpt_bt,
    Q,
    CLK_IBUF_BUFG);
  output rpt_bt;
  input [7:0]Q;
  input CLK_IBUF_BUFG;

  wire [26:6]AW_vector_t0;
  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire rpt_bt;

  Local_Match_AUTOMATED STE_local_match
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q({AW_vector_t0[26:23],AW_vector_t0[6]}),
        .rpt_bt(rpt_bt));
  STE_MATCH_AUTOMATED_32bit_vector_8bit_word word_to_STE_sensed
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q(Q),
        .data_out({AW_vector_t0[26:23],AW_vector_t0[6]}));
endmodule

module COMP_stream_contoller
   (reg_enable_comp,
    data_address_comp,
    bram_being_used,
    CLK_IBUF_BUFG,
    LED_OBUF,
    signal_enable_uart);
  output reg_enable_comp;
  output [7:0]data_address_comp;
  output bram_being_used;
  input CLK_IBUF_BUFG;
  input [0:0]LED_OBUF;
  input signal_enable_uart;

  wire CLK_IBUF_BUFG;
  wire [0:0]LED_OBUF;
  wire bram_being_used;
  wire [1:1]bram_data_address_comp_reg0;
  wire \bram_data_address_comp_reg[0]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[2]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[3]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[4]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[5]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[6]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[7]_i_1_n_0 ;
  wire \bram_data_address_comp_reg[7]_i_2_n_0 ;
  wire \bram_data_address_comp_reg[7]_i_3_n_0 ;
  wire \bram_data_address_comp_reg[7]_i_4_n_0 ;
  wire [7:0]data_address_comp;
  wire reg_enable_comp;
  wire reg_enable_comp_reg_i_1_n_0;
  wire signal_enable_uart;

  LUT1 #(
    .INIT(2'h1)) 
    \bram_data_address_comp_reg[0]_i_1 
       (.I0(data_address_comp[0]),
        .O(\bram_data_address_comp_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bram_data_address_comp_reg[1]_i_1 
       (.I0(data_address_comp[0]),
        .I1(data_address_comp[1]),
        .O(bram_data_address_comp_reg0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bram_data_address_comp_reg[2]_i_1 
       (.I0(data_address_comp[1]),
        .I1(data_address_comp[0]),
        .I2(data_address_comp[2]),
        .O(\bram_data_address_comp_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bram_data_address_comp_reg[3]_i_1 
       (.I0(data_address_comp[2]),
        .I1(data_address_comp[0]),
        .I2(data_address_comp[1]),
        .I3(data_address_comp[3]),
        .O(\bram_data_address_comp_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bram_data_address_comp_reg[4]_i_1 
       (.I0(data_address_comp[3]),
        .I1(data_address_comp[1]),
        .I2(data_address_comp[0]),
        .I3(data_address_comp[2]),
        .I4(data_address_comp[4]),
        .O(\bram_data_address_comp_reg[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bram_data_address_comp_reg[5]_i_1 
       (.I0(data_address_comp[4]),
        .I1(data_address_comp[2]),
        .I2(data_address_comp[0]),
        .I3(data_address_comp[1]),
        .I4(data_address_comp[3]),
        .I5(data_address_comp[5]),
        .O(\bram_data_address_comp_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \bram_data_address_comp_reg[6]_i_1 
       (.I0(\bram_data_address_comp_reg[7]_i_4_n_0 ),
        .I1(data_address_comp[6]),
        .O(\bram_data_address_comp_reg[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \bram_data_address_comp_reg[7]_i_1 
       (.I0(data_address_comp[6]),
        .I1(\bram_data_address_comp_reg[7]_i_4_n_0 ),
        .I2(data_address_comp[7]),
        .I3(LED_OBUF),
        .O(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \bram_data_address_comp_reg[7]_i_2 
       (.I0(data_address_comp[6]),
        .I1(\bram_data_address_comp_reg[7]_i_4_n_0 ),
        .I2(data_address_comp[7]),
        .O(\bram_data_address_comp_reg[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \bram_data_address_comp_reg[7]_i_3 
       (.I0(data_address_comp[6]),
        .I1(\bram_data_address_comp_reg[7]_i_4_n_0 ),
        .I2(data_address_comp[7]),
        .O(\bram_data_address_comp_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bram_data_address_comp_reg[7]_i_4 
       (.I0(data_address_comp[4]),
        .I1(data_address_comp[2]),
        .I2(data_address_comp[0]),
        .I3(data_address_comp[1]),
        .I4(data_address_comp[3]),
        .I5(data_address_comp[5]),
        .O(\bram_data_address_comp_reg[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[0]_i_1_n_0 ),
        .Q(data_address_comp[0]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(bram_data_address_comp_reg0),
        .Q(data_address_comp[1]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[2]_i_1_n_0 ),
        .Q(data_address_comp[2]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[3]_i_1_n_0 ),
        .Q(data_address_comp[3]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[4]_i_1_n_0 ),
        .Q(data_address_comp[4]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[5]_i_1_n_0 ),
        .Q(data_address_comp[5]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[6]_i_1_n_0 ),
        .Q(data_address_comp[6]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bram_data_address_comp_reg_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(\bram_data_address_comp_reg[7]_i_2_n_0 ),
        .D(\bram_data_address_comp_reg[7]_i_3_n_0 ),
        .Q(data_address_comp[7]),
        .R(\bram_data_address_comp_reg[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    memory_reg_i_1
       (.I0(reg_enable_comp),
        .I1(signal_enable_uart),
        .O(bram_being_used));
  LUT4 #(
    .INIT(16'hFFDF)) 
    reg_enable_comp_reg_i_1
       (.I0(data_address_comp[7]),
        .I1(LED_OBUF),
        .I2(data_address_comp[6]),
        .I3(\bram_data_address_comp_reg[7]_i_4_n_0 ),
        .O(reg_enable_comp_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    reg_enable_comp_reg_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(reg_enable_comp_reg_i_1_n_0),
        .Q(reg_enable_comp),
        .R(1'b0));
endmodule

module In8BitTo256OneHot
   (D,
    Q);
  output [4:0]D;
  input [7:0]Q;

  wire [4:0]D;
  wire [7:0]Q;
  wire \STE_MATCH_VECTOR[26]_i_2_n_0 ;

  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \STE_MATCH_VECTOR[23]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\STE_MATCH_VECTOR[26]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \STE_MATCH_VECTOR[24]_i_1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\STE_MATCH_VECTOR[26]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \STE_MATCH_VECTOR[25]_i_1 
       (.I0(Q[4]),
        .I1(\STE_MATCH_VECTOR[26]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \STE_MATCH_VECTOR[26]_i_1 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(\STE_MATCH_VECTOR[26]_i_2_n_0 ),
        .O(D[4]));
  LUT3 #(
    .INIT(8'h08)) 
    \STE_MATCH_VECTOR[26]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(\STE_MATCH_VECTOR[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \STE_MATCH_VECTOR[6]_i_1 
       (.I0(Q[4]),
        .I1(\STE_MATCH_VECTOR[26]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[0]));
endmodule

module Local_Match_AUTOMATED
   (rpt_bt,
    CLK_IBUF_BUFG,
    Q);
  output rpt_bt;
  input CLK_IBUF_BUFG;
  input [4:0]Q;

  wire [25:7]AND_sig;
  wire CLK_IBUF_BUFG;
  wire [4:0]Q;
  wire \i_/count_b1_r[7]_i_3_n_0 ;
  wire \i_/out_bits[26]_i_3_n_0 ;
  wire \i_/out_bits[26]_i_4_n_0 ;
  wire out_bits;
  wire \out_bits_reg_n_0_[15] ;
  wire \out_bits_reg_n_0_[16] ;
  wire \out_bits_reg_n_0_[24] ;
  wire \out_bits_reg_n_0_[25] ;
  wire \out_bits_reg_n_0_[26] ;
  wire \out_bits_reg_n_0_[7] ;
  wire \out_bits_reg_n_0_[8] ;
  wire \out_bits_reg_n_0_[9] ;
  wire rpt_bt;

  LUT6 #(
    .INIT(64'hFFFFFFF5DDD5DDD5)) 
    \i_/count_b1_r[7]_i_1 
       (.I0(\i_/count_b1_r[7]_i_3_n_0 ),
        .I1(Q[4]),
        .I2(\out_bits_reg_n_0_[25] ),
        .I3(\out_bits_reg_n_0_[15] ),
        .I4(\out_bits_reg_n_0_[8] ),
        .I5(Q[3]),
        .O(rpt_bt));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    \i_/count_b1_r[7]_i_3 
       (.I0(\out_bits_reg_n_0_[16] ),
        .I1(\out_bits_reg_n_0_[26] ),
        .I2(\out_bits_reg_n_0_[8] ),
        .I3(\out_bits_reg_n_0_[9] ),
        .I4(Q[4]),
        .O(\i_/count_b1_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \i_/out_bits[16]_i_1 
       (.I0(Q[3]),
        .I1(\out_bits_reg_n_0_[15] ),
        .O(AND_sig[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/out_bits[25]_i_1 
       (.I0(Q[2]),
        .I1(\out_bits_reg_n_0_[24] ),
        .O(AND_sig[24]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \i_/out_bits[26]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\i_/out_bits[26]_i_3_n_0 ),
        .I4(\i_/out_bits[26]_i_4_n_0 ),
        .O(out_bits));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/out_bits[26]_i_2 
       (.I0(Q[3]),
        .I1(\out_bits_reg_n_0_[25] ),
        .O(AND_sig[25]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFF88888)) 
    \i_/out_bits[26]_i_3 
       (.I0(Q[3]),
        .I1(\out_bits_reg_n_0_[8] ),
        .I2(\out_bits_reg_n_0_[15] ),
        .I3(\out_bits_reg_n_0_[25] ),
        .I4(Q[4]),
        .O(\i_/out_bits[26]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \i_/out_bits[26]_i_4 
       (.I0(Q[3]),
        .I1(\out_bits_reg_n_0_[25] ),
        .I2(\out_bits_reg_n_0_[15] ),
        .I3(\i_/count_b1_r[7]_i_3_n_0 ),
        .O(\i_/out_bits[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/out_bits[8]_i_1 
       (.I0(\out_bits_reg_n_0_[7] ),
        .I1(Q[2]),
        .O(AND_sig[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_/out_bits[9]_i_1 
       (.I0(\out_bits_reg_n_0_[8] ),
        .I1(Q[3]),
        .O(AND_sig[8]));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\out_bits_reg_n_0_[15] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(AND_sig[15]),
        .Q(\out_bits_reg_n_0_[16] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[24] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\out_bits_reg_n_0_[24] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[25] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(AND_sig[24]),
        .Q(\out_bits_reg_n_0_[25] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[26] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(AND_sig[25]),
        .Q(\out_bits_reg_n_0_[26] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\out_bits_reg_n_0_[7] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(AND_sig[7]),
        .Q(\out_bits_reg_n_0_[8] ),
        .R(out_bits));
  FDRE #(
    .INIT(1'b0)) 
    \out_bits_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(AND_sig[8]),
        .Q(\out_bits_reg_n_0_[9] ),
        .R(out_bits));
endmodule

module STE_MATCH_AUTOMATED_32bit_vector_8bit_word
   (data_out,
    Q,
    CLK_IBUF_BUFG);
  output [4:0]data_out;
  input [7:0]Q;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire [7:0]Q;
  wire [116:97]STE_encoding;
  wire [4:0]data_out;

  FDRE #(
    .INIT(1'b0)) 
    \STE_MATCH_VECTOR_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(STE_encoding[99]),
        .Q(data_out[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STE_MATCH_VECTOR_reg[24] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(STE_encoding[97]),
        .Q(data_out[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STE_MATCH_VECTOR_reg[25] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(STE_encoding[114]),
        .Q(data_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STE_MATCH_VECTOR_reg[26] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(STE_encoding[116]),
        .Q(data_out[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \STE_MATCH_VECTOR_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(STE_encoding[98]),
        .Q(data_out[0]),
        .R(1'b0));
  In8BitTo256OneHot uut_1
       (.D({STE_encoding[116],STE_encoding[114],STE_encoding[97],STE_encoding[99:98]}),
        .Q(Q));
endmodule

module bud9600_gen
   (\LED_OBUF[7] ,
    CLK_IBUF_BUFG);
  output \LED_OBUF[7] ;
  input CLK_IBUF_BUFG;

  wire CLK_IBUF_BUFG;
  wire \LED_OBUF[7] ;
  wire [25:1]data0;
  wire r_clk_1Hz;
  wire r_clk_1Hz_i_1_n_0;
  wire [25:0]r_counter;
  wire r_counter0_carry__0_n_0;
  wire r_counter0_carry__0_n_1;
  wire r_counter0_carry__0_n_2;
  wire r_counter0_carry__0_n_3;
  wire r_counter0_carry__1_n_0;
  wire r_counter0_carry__1_n_1;
  wire r_counter0_carry__1_n_2;
  wire r_counter0_carry__1_n_3;
  wire r_counter0_carry__2_n_0;
  wire r_counter0_carry__2_n_1;
  wire r_counter0_carry__2_n_2;
  wire r_counter0_carry__2_n_3;
  wire r_counter0_carry__3_n_0;
  wire r_counter0_carry__3_n_1;
  wire r_counter0_carry__3_n_2;
  wire r_counter0_carry__3_n_3;
  wire r_counter0_carry__4_n_0;
  wire r_counter0_carry__4_n_1;
  wire r_counter0_carry__4_n_2;
  wire r_counter0_carry__4_n_3;
  wire r_counter0_carry_n_0;
  wire r_counter0_carry_n_1;
  wire r_counter0_carry_n_2;
  wire r_counter0_carry_n_3;
  wire \r_counter[0]_i_2_n_0 ;
  wire \r_counter[0]_i_3_n_0 ;
  wire \r_counter[0]_i_4_n_0 ;
  wire \r_counter[0]_i_5_n_0 ;
  wire \r_counter[0]_i_6_n_0 ;
  wire \r_counter[0]_i_7_n_0 ;
  wire \r_counter[0]_i_8_n_0 ;
  wire [0:0]r_counter_0;
  wire [3:0]NLW_r_counter0_carry__5_CO_UNCONNECTED;
  wire [3:1]NLW_r_counter0_carry__5_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    r_clk_1Hz_i_1
       (.I0(r_counter[0]),
        .I1(\r_counter[0]_i_2_n_0 ),
        .I2(\LED_OBUF[7] ),
        .O(r_clk_1Hz_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    r_clk_1Hz_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_clk_1Hz_i_1_n_0),
        .Q(\LED_OBUF[7] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry
       (.CI(1'b0),
        .CO({r_counter0_carry_n_0,r_counter0_carry_n_1,r_counter0_carry_n_2,r_counter0_carry_n_3}),
        .CYINIT(r_counter[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[4:1]),
        .S(r_counter[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__0
       (.CI(r_counter0_carry_n_0),
        .CO({r_counter0_carry__0_n_0,r_counter0_carry__0_n_1,r_counter0_carry__0_n_2,r_counter0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[8:5]),
        .S(r_counter[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__1
       (.CI(r_counter0_carry__0_n_0),
        .CO({r_counter0_carry__1_n_0,r_counter0_carry__1_n_1,r_counter0_carry__1_n_2,r_counter0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[12:9]),
        .S(r_counter[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__2
       (.CI(r_counter0_carry__1_n_0),
        .CO({r_counter0_carry__2_n_0,r_counter0_carry__2_n_1,r_counter0_carry__2_n_2,r_counter0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[16:13]),
        .S(r_counter[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__3
       (.CI(r_counter0_carry__2_n_0),
        .CO({r_counter0_carry__3_n_0,r_counter0_carry__3_n_1,r_counter0_carry__3_n_2,r_counter0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[20:17]),
        .S(r_counter[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__4
       (.CI(r_counter0_carry__3_n_0),
        .CO({r_counter0_carry__4_n_0,r_counter0_carry__4_n_1,r_counter0_carry__4_n_2,r_counter0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data0[24:21]),
        .S(r_counter[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 r_counter0_carry__5
       (.CI(r_counter0_carry__4_n_0),
        .CO(NLW_r_counter0_carry__5_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_r_counter0_carry__5_O_UNCONNECTED[3:1],data0[25]}),
        .S({1'b0,1'b0,1'b0,r_counter[25]}));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \r_counter[0]_i_1 
       (.I0(\r_counter[0]_i_2_n_0 ),
        .I1(r_counter[0]),
        .O(r_counter_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \r_counter[0]_i_2 
       (.I0(\r_counter[0]_i_3_n_0 ),
        .I1(\r_counter[0]_i_4_n_0 ),
        .I2(\r_counter[0]_i_5_n_0 ),
        .I3(\r_counter[0]_i_6_n_0 ),
        .I4(\r_counter[0]_i_7_n_0 ),
        .I5(\r_counter[0]_i_8_n_0 ),
        .O(\r_counter[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_counter[0]_i_3 
       (.I0(r_counter[17]),
        .I1(r_counter[16]),
        .I2(r_counter[19]),
        .I3(r_counter[18]),
        .O(\r_counter[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \r_counter[0]_i_4 
       (.I0(r_counter[21]),
        .I1(r_counter[20]),
        .I2(r_counter[23]),
        .I3(r_counter[22]),
        .O(\r_counter[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \r_counter[0]_i_5 
       (.I0(r_counter[9]),
        .I1(r_counter[8]),
        .I2(r_counter[10]),
        .I3(r_counter[11]),
        .O(\r_counter[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \r_counter[0]_i_6 
       (.I0(r_counter[12]),
        .I1(r_counter[13]),
        .I2(r_counter[15]),
        .I3(r_counter[14]),
        .O(\r_counter[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \r_counter[0]_i_7 
       (.I0(r_counter[4]),
        .I1(r_counter[5]),
        .I2(r_counter[6]),
        .I3(r_counter[7]),
        .O(\r_counter[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \r_counter[0]_i_8 
       (.I0(r_counter[1]),
        .I1(r_counter[24]),
        .I2(r_counter[25]),
        .I3(r_counter[3]),
        .I4(r_counter[2]),
        .O(\r_counter[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \r_counter[25]_i_1 
       (.I0(r_counter[0]),
        .I1(\r_counter[0]_i_2_n_0 ),
        .O(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(r_counter_0),
        .Q(r_counter[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[10]),
        .Q(r_counter[10]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[11]),
        .Q(r_counter[11]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[12]),
        .Q(r_counter[12]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[13]),
        .Q(r_counter[13]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[14]),
        .Q(r_counter[14]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[15]),
        .Q(r_counter[15]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[16]),
        .Q(r_counter[16]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[17] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[17]),
        .Q(r_counter[17]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[18] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[18]),
        .Q(r_counter[18]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[19] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[19]),
        .Q(r_counter[19]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[1]),
        .Q(r_counter[1]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[20] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[20]),
        .Q(r_counter[20]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[21] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[21]),
        .Q(r_counter[21]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[22] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[22]),
        .Q(r_counter[22]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[23]),
        .Q(r_counter[23]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[24] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[24]),
        .Q(r_counter[24]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[25] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[25]),
        .Q(r_counter[25]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[2]),
        .Q(r_counter[2]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[3]),
        .Q(r_counter[3]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[4]),
        .Q(r_counter[4]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[5]),
        .Q(r_counter[5]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[6]),
        .Q(r_counter[6]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[7]),
        .Q(r_counter[7]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[8]),
        .Q(r_counter[8]),
        .R(r_clk_1Hz));
  FDRE #(
    .INIT(1'b0)) 
    \r_counter_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(data0[9]),
        .Q(r_counter[9]),
        .R(r_clk_1Hz));
endmodule

module debounce
   (LED_OBUF,
    BTN_IBUF,
    CLK_IBUF_BUFG);
  output [0:0]LED_OBUF;
  input [0:0]BTN_IBUF;
  input CLK_IBUF_BUFG;

  wire [0:0]BTN_IBUF;
  wire CLK_IBUF_BUFG;
  wire [0:0]LED_OBUF;
  wire clean_out_i_1_n_0;
  wire clean_out_i_2_n_0;
  wire clean_out_i_3_n_0;
  wire clean_out_i_4_n_0;
  wire clean_out_i_5_n_0;
  wire \count[0]_i_10_n_0 ;
  wire \count[0]_i_11_n_0 ;
  wire \count[0]_i_1_n_0 ;
  wire \count[0]_i_3_n_0 ;
  wire \count[0]_i_4_n_0 ;
  wire \count[0]_i_5_n_0 ;
  wire \count[0]_i_6_n_0 ;
  wire \count[0]_i_7_n_0 ;
  wire \count[0]_i_8_n_0 ;
  wire \count[0]_i_9_n_0 ;
  wire \count[12]_i_2_n_0 ;
  wire \count[12]_i_3_n_0 ;
  wire \count[12]_i_4_n_0 ;
  wire \count[12]_i_5_n_0 ;
  wire \count[16]_i_2_n_0 ;
  wire \count[16]_i_3_n_0 ;
  wire \count[16]_i_4_n_0 ;
  wire \count[16]_i_5_n_0 ;
  wire \count[20]_i_2_n_0 ;
  wire \count[20]_i_3_n_0 ;
  wire \count[20]_i_4_n_0 ;
  wire \count[20]_i_5_n_0 ;
  wire \count[4]_i_2_n_0 ;
  wire \count[4]_i_3_n_0 ;
  wire \count[4]_i_4_n_0 ;
  wire \count[4]_i_5_n_0 ;
  wire \count[8]_i_2_n_0 ;
  wire \count[8]_i_3_n_0 ;
  wire \count[8]_i_4_n_0 ;
  wire \count[8]_i_5_n_0 ;
  wire [23:0]count_reg;
  wire \count_reg[0]_i_2_n_0 ;
  wire \count_reg[0]_i_2_n_1 ;
  wire \count_reg[0]_i_2_n_2 ;
  wire \count_reg[0]_i_2_n_3 ;
  wire \count_reg[0]_i_2_n_4 ;
  wire \count_reg[0]_i_2_n_5 ;
  wire \count_reg[0]_i_2_n_6 ;
  wire \count_reg[0]_i_2_n_7 ;
  wire \count_reg[12]_i_1_n_0 ;
  wire \count_reg[12]_i_1_n_1 ;
  wire \count_reg[12]_i_1_n_2 ;
  wire \count_reg[12]_i_1_n_3 ;
  wire \count_reg[12]_i_1_n_4 ;
  wire \count_reg[12]_i_1_n_5 ;
  wire \count_reg[12]_i_1_n_6 ;
  wire \count_reg[12]_i_1_n_7 ;
  wire \count_reg[16]_i_1_n_0 ;
  wire \count_reg[16]_i_1_n_1 ;
  wire \count_reg[16]_i_1_n_2 ;
  wire \count_reg[16]_i_1_n_3 ;
  wire \count_reg[16]_i_1_n_4 ;
  wire \count_reg[16]_i_1_n_5 ;
  wire \count_reg[16]_i_1_n_6 ;
  wire \count_reg[16]_i_1_n_7 ;
  wire \count_reg[20]_i_1_n_1 ;
  wire \count_reg[20]_i_1_n_2 ;
  wire \count_reg[20]_i_1_n_3 ;
  wire \count_reg[20]_i_1_n_4 ;
  wire \count_reg[20]_i_1_n_5 ;
  wire \count_reg[20]_i_1_n_6 ;
  wire \count_reg[20]_i_1_n_7 ;
  wire \count_reg[4]_i_1_n_0 ;
  wire \count_reg[4]_i_1_n_1 ;
  wire \count_reg[4]_i_1_n_2 ;
  wire \count_reg[4]_i_1_n_3 ;
  wire \count_reg[4]_i_1_n_4 ;
  wire \count_reg[4]_i_1_n_5 ;
  wire \count_reg[4]_i_1_n_6 ;
  wire \count_reg[4]_i_1_n_7 ;
  wire \count_reg[8]_i_1_n_0 ;
  wire \count_reg[8]_i_1_n_1 ;
  wire \count_reg[8]_i_1_n_2 ;
  wire \count_reg[8]_i_1_n_3 ;
  wire \count_reg[8]_i_1_n_4 ;
  wire \count_reg[8]_i_1_n_5 ;
  wire \count_reg[8]_i_1_n_6 ;
  wire \count_reg[8]_i_1_n_7 ;
  wire old;
  wire [3:3]\NLW_count_reg[20]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    clean_out_i_1
       (.I0(BTN_IBUF),
        .I1(clean_out_i_2_n_0),
        .I2(clean_out_i_3_n_0),
        .I3(clean_out_i_4_n_0),
        .I4(clean_out_i_5_n_0),
        .I5(LED_OBUF),
        .O(clean_out_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clean_out_i_2
       (.I0(count_reg[8]),
        .I1(count_reg[9]),
        .I2(count_reg[6]),
        .I3(count_reg[7]),
        .I4(count_reg[23]),
        .I5(count_reg[15]),
        .O(clean_out_i_2_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clean_out_i_3
       (.I0(count_reg[17]),
        .I1(count_reg[20]),
        .I2(count_reg[21]),
        .I3(count_reg[19]),
        .I4(count_reg[18]),
        .O(clean_out_i_3_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clean_out_i_4
       (.I0(count_reg[0]),
        .I1(count_reg[3]),
        .I2(count_reg[4]),
        .I3(count_reg[2]),
        .I4(count_reg[1]),
        .O(clean_out_i_4_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    clean_out_i_5
       (.I0(count_reg[5]),
        .I1(\count[0]_i_5_n_0 ),
        .I2(count_reg[12]),
        .I3(count_reg[13]),
        .I4(count_reg[10]),
        .I5(count_reg[11]),
        .O(clean_out_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clean_out_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(clean_out_i_1_n_0),
        .Q(LED_OBUF),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEAFFFFEAFFFFFFFF)) 
    \count[0]_i_1 
       (.I0(\count[0]_i_3_n_0 ),
        .I1(\count[0]_i_4_n_0 ),
        .I2(\count[0]_i_5_n_0 ),
        .I3(old),
        .I4(BTN_IBUF),
        .I5(count_reg[23]),
        .O(\count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h41)) 
    \count[0]_i_10 
       (.I0(count_reg[0]),
        .I1(BTN_IBUF),
        .I2(old),
        .O(\count[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \count[0]_i_11 
       (.I0(count_reg[11]),
        .I1(count_reg[10]),
        .I2(count_reg[13]),
        .I3(count_reg[12]),
        .O(\count[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
    \count[0]_i_3 
       (.I0(clean_out_i_3_n_0),
        .I1(count_reg[15]),
        .I2(count_reg[22]),
        .I3(count_reg[16]),
        .I4(count_reg[14]),
        .I5(\count[0]_i_11_n_0 ),
        .O(\count[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \count[0]_i_4 
       (.I0(count_reg[8]),
        .I1(count_reg[9]),
        .I2(count_reg[7]),
        .I3(count_reg[6]),
        .I4(count_reg[5]),
        .I5(clean_out_i_4_n_0),
        .O(\count[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \count[0]_i_5 
       (.I0(count_reg[22]),
        .I1(count_reg[16]),
        .I2(count_reg[14]),
        .O(\count[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[0]_i_6 
       (.I0(old),
        .I1(BTN_IBUF),
        .O(\count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_7 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[3]),
        .O(\count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_8 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[2]),
        .O(\count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_9 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[1]),
        .O(\count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_2 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[15]),
        .O(\count[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_3 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[14]),
        .O(\count[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_4 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[13]),
        .O(\count[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_5 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[12]),
        .O(\count[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_2 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[19]),
        .O(\count[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_3 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[18]),
        .O(\count[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_4 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[17]),
        .O(\count[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_5 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[16]),
        .O(\count[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_2 
       (.I0(old),
        .I1(BTN_IBUF),
        .I2(count_reg[23]),
        .O(\count[20]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_3 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[22]),
        .O(\count[20]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_4 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[21]),
        .O(\count[20]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_5 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[20]),
        .O(\count[20]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_2 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[7]),
        .O(\count[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_3 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[6]),
        .O(\count[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_4 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[5]),
        .O(\count[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_5 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[4]),
        .O(\count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_2 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[11]),
        .O(\count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_3 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[10]),
        .O(\count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_4 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[9]),
        .O(\count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_5 
       (.I0(BTN_IBUF),
        .I1(old),
        .I2(count_reg[8]),
        .O(\count[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[0]_i_2_n_7 ),
        .Q(count_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2_n_0 ,\count_reg[0]_i_2_n_1 ,\count_reg[0]_i_2_n_2 ,\count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_6_n_0 }),
        .O({\count_reg[0]_i_2_n_4 ,\count_reg[0]_i_2_n_5 ,\count_reg[0]_i_2_n_6 ,\count_reg[0]_i_2_n_7 }),
        .S({\count[0]_i_7_n_0 ,\count[0]_i_8_n_0 ,\count[0]_i_9_n_0 ,\count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[8]_i_1_n_5 ),
        .Q(count_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[8]_i_1_n_4 ),
        .Q(count_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[12]_i_1_n_7 ),
        .Q(count_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1 
       (.CI(\count_reg[8]_i_1_n_0 ),
        .CO({\count_reg[12]_i_1_n_0 ,\count_reg[12]_i_1_n_1 ,\count_reg[12]_i_1_n_2 ,\count_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1_n_4 ,\count_reg[12]_i_1_n_5 ,\count_reg[12]_i_1_n_6 ,\count_reg[12]_i_1_n_7 }),
        .S({\count[12]_i_2_n_0 ,\count[12]_i_3_n_0 ,\count[12]_i_4_n_0 ,\count[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[12]_i_1_n_6 ),
        .Q(count_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[12]_i_1_n_5 ),
        .Q(count_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[12]_i_1_n_4 ),
        .Q(count_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[16]_i_1_n_7 ),
        .Q(count_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1 
       (.CI(\count_reg[12]_i_1_n_0 ),
        .CO({\count_reg[16]_i_1_n_0 ,\count_reg[16]_i_1_n_1 ,\count_reg[16]_i_1_n_2 ,\count_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1_n_4 ,\count_reg[16]_i_1_n_5 ,\count_reg[16]_i_1_n_6 ,\count_reg[16]_i_1_n_7 }),
        .S({\count[16]_i_2_n_0 ,\count[16]_i_3_n_0 ,\count[16]_i_4_n_0 ,\count[16]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[16]_i_1_n_6 ),
        .Q(count_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[16]_i_1_n_5 ),
        .Q(count_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[16]_i_1_n_4 ),
        .Q(count_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[0]_i_2_n_6 ),
        .Q(count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[20]_i_1_n_7 ),
        .Q(count_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[20]_i_1 
       (.CI(\count_reg[16]_i_1_n_0 ),
        .CO({\NLW_count_reg[20]_i_1_CO_UNCONNECTED [3],\count_reg[20]_i_1_n_1 ,\count_reg[20]_i_1_n_2 ,\count_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1_n_4 ,\count_reg[20]_i_1_n_5 ,\count_reg[20]_i_1_n_6 ,\count_reg[20]_i_1_n_7 }),
        .S({\count[20]_i_2_n_0 ,\count[20]_i_3_n_0 ,\count[20]_i_4_n_0 ,\count[20]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[20]_i_1_n_6 ),
        .Q(count_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[20]_i_1_n_5 ),
        .Q(count_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[20]_i_1_n_4 ),
        .Q(count_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[0]_i_2_n_5 ),
        .Q(count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[0]_i_2_n_4 ),
        .Q(count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[4]_i_1_n_7 ),
        .Q(count_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1 
       (.CI(\count_reg[0]_i_2_n_0 ),
        .CO({\count_reg[4]_i_1_n_0 ,\count_reg[4]_i_1_n_1 ,\count_reg[4]_i_1_n_2 ,\count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1_n_4 ,\count_reg[4]_i_1_n_5 ,\count_reg[4]_i_1_n_6 ,\count_reg[4]_i_1_n_7 }),
        .S({\count[4]_i_2_n_0 ,\count[4]_i_3_n_0 ,\count[4]_i_4_n_0 ,\count[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[4]_i_1_n_6 ),
        .Q(count_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[4]_i_1_n_5 ),
        .Q(count_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[4]_i_1_n_4 ),
        .Q(count_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[8]_i_1_n_7 ),
        .Q(count_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1 
       (.CI(\count_reg[4]_i_1_n_0 ),
        .CO({\count_reg[8]_i_1_n_0 ,\count_reg[8]_i_1_n_1 ,\count_reg[8]_i_1_n_2 ,\count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1_n_4 ,\count_reg[8]_i_1_n_5 ,\count_reg[8]_i_1_n_6 ,\count_reg[8]_i_1_n_7 }),
        .S({\count[8]_i_2_n_0 ,\count[8]_i_3_n_0 ,\count[8]_i_4_n_0 ,\count[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1_n_0 ),
        .D(\count_reg[8]_i_1_n_6 ),
        .Q(count_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    old_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(BTN_IBUF),
        .Q(old),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "debounce" *) 
module debounce_3
   (LED_OBUF,
    BTN_IBUF,
    CLK_IBUF_BUFG);
  output [0:0]LED_OBUF;
  input [0:0]BTN_IBUF;
  input CLK_IBUF_BUFG;

  wire [0:0]BTN_IBUF;
  wire CLK_IBUF_BUFG;
  wire [0:0]LED_OBUF;
  wire clean_out_i_1__0_n_0;
  wire clean_out_i_2__0_n_0;
  wire clean_out_i_3__0_n_0;
  wire clean_out_i_4__0_n_0;
  wire clean_out_i_5__0_n_0;
  wire \count[0]_i_10__0_n_0 ;
  wire \count[0]_i_11__0_n_0 ;
  wire \count[0]_i_1__0_n_0 ;
  wire \count[0]_i_3__0_n_0 ;
  wire \count[0]_i_4__0_n_0 ;
  wire \count[0]_i_5__0_n_0 ;
  wire \count[0]_i_6__0_n_0 ;
  wire \count[0]_i_7__0_n_0 ;
  wire \count[0]_i_8__0_n_0 ;
  wire \count[0]_i_9__0_n_0 ;
  wire \count[12]_i_2__0_n_0 ;
  wire \count[12]_i_3__0_n_0 ;
  wire \count[12]_i_4__0_n_0 ;
  wire \count[12]_i_5__0_n_0 ;
  wire \count[16]_i_2__0_n_0 ;
  wire \count[16]_i_3__0_n_0 ;
  wire \count[16]_i_4__0_n_0 ;
  wire \count[16]_i_5__0_n_0 ;
  wire \count[20]_i_2__0_n_0 ;
  wire \count[20]_i_3__0_n_0 ;
  wire \count[20]_i_4__0_n_0 ;
  wire \count[20]_i_5__0_n_0 ;
  wire \count[4]_i_2__0_n_0 ;
  wire \count[4]_i_3__0_n_0 ;
  wire \count[4]_i_4__0_n_0 ;
  wire \count[4]_i_5__0_n_0 ;
  wire \count[8]_i_2__0_n_0 ;
  wire \count[8]_i_3__0_n_0 ;
  wire \count[8]_i_4__0_n_0 ;
  wire \count[8]_i_5__0_n_0 ;
  wire [23:0]count_reg;
  wire \count_reg[0]_i_2__0_n_0 ;
  wire \count_reg[0]_i_2__0_n_1 ;
  wire \count_reg[0]_i_2__0_n_2 ;
  wire \count_reg[0]_i_2__0_n_3 ;
  wire \count_reg[0]_i_2__0_n_4 ;
  wire \count_reg[0]_i_2__0_n_5 ;
  wire \count_reg[0]_i_2__0_n_6 ;
  wire \count_reg[0]_i_2__0_n_7 ;
  wire \count_reg[12]_i_1__0_n_0 ;
  wire \count_reg[12]_i_1__0_n_1 ;
  wire \count_reg[12]_i_1__0_n_2 ;
  wire \count_reg[12]_i_1__0_n_3 ;
  wire \count_reg[12]_i_1__0_n_4 ;
  wire \count_reg[12]_i_1__0_n_5 ;
  wire \count_reg[12]_i_1__0_n_6 ;
  wire \count_reg[12]_i_1__0_n_7 ;
  wire \count_reg[16]_i_1__0_n_0 ;
  wire \count_reg[16]_i_1__0_n_1 ;
  wire \count_reg[16]_i_1__0_n_2 ;
  wire \count_reg[16]_i_1__0_n_3 ;
  wire \count_reg[16]_i_1__0_n_4 ;
  wire \count_reg[16]_i_1__0_n_5 ;
  wire \count_reg[16]_i_1__0_n_6 ;
  wire \count_reg[16]_i_1__0_n_7 ;
  wire \count_reg[20]_i_1__0_n_1 ;
  wire \count_reg[20]_i_1__0_n_2 ;
  wire \count_reg[20]_i_1__0_n_3 ;
  wire \count_reg[20]_i_1__0_n_4 ;
  wire \count_reg[20]_i_1__0_n_5 ;
  wire \count_reg[20]_i_1__0_n_6 ;
  wire \count_reg[20]_i_1__0_n_7 ;
  wire \count_reg[4]_i_1__0_n_0 ;
  wire \count_reg[4]_i_1__0_n_1 ;
  wire \count_reg[4]_i_1__0_n_2 ;
  wire \count_reg[4]_i_1__0_n_3 ;
  wire \count_reg[4]_i_1__0_n_4 ;
  wire \count_reg[4]_i_1__0_n_5 ;
  wire \count_reg[4]_i_1__0_n_6 ;
  wire \count_reg[4]_i_1__0_n_7 ;
  wire \count_reg[8]_i_1__0_n_0 ;
  wire \count_reg[8]_i_1__0_n_1 ;
  wire \count_reg[8]_i_1__0_n_2 ;
  wire \count_reg[8]_i_1__0_n_3 ;
  wire \count_reg[8]_i_1__0_n_4 ;
  wire \count_reg[8]_i_1__0_n_5 ;
  wire \count_reg[8]_i_1__0_n_6 ;
  wire \count_reg[8]_i_1__0_n_7 ;
  wire old_reg_n_0;
  wire [3:3]\NLW_count_reg[20]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    clean_out_i_1__0
       (.I0(BTN_IBUF),
        .I1(clean_out_i_2__0_n_0),
        .I2(clean_out_i_3__0_n_0),
        .I3(clean_out_i_4__0_n_0),
        .I4(clean_out_i_5__0_n_0),
        .I5(LED_OBUF),
        .O(clean_out_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    clean_out_i_2__0
       (.I0(count_reg[8]),
        .I1(count_reg[9]),
        .I2(count_reg[6]),
        .I3(count_reg[7]),
        .I4(count_reg[23]),
        .I5(count_reg[15]),
        .O(clean_out_i_2__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clean_out_i_3__0
       (.I0(count_reg[17]),
        .I1(count_reg[20]),
        .I2(count_reg[21]),
        .I3(count_reg[19]),
        .I4(count_reg[18]),
        .O(clean_out_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    clean_out_i_4__0
       (.I0(count_reg[0]),
        .I1(count_reg[3]),
        .I2(count_reg[4]),
        .I3(count_reg[2]),
        .I4(count_reg[1]),
        .O(clean_out_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    clean_out_i_5__0
       (.I0(count_reg[5]),
        .I1(\count[0]_i_5__0_n_0 ),
        .I2(count_reg[12]),
        .I3(count_reg[13]),
        .I4(count_reg[10]),
        .I5(count_reg[11]),
        .O(clean_out_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    clean_out_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(clean_out_i_1__0_n_0),
        .Q(LED_OBUF),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h41)) 
    \count[0]_i_10__0 
       (.I0(count_reg[0]),
        .I1(BTN_IBUF),
        .I2(old_reg_n_0),
        .O(\count[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \count[0]_i_11__0 
       (.I0(count_reg[11]),
        .I1(count_reg[10]),
        .I2(count_reg[13]),
        .I3(count_reg[12]),
        .O(\count[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hEAFFFFEAFFFFFFFF)) 
    \count[0]_i_1__0 
       (.I0(\count[0]_i_3__0_n_0 ),
        .I1(\count[0]_i_4__0_n_0 ),
        .I2(\count[0]_i_5__0_n_0 ),
        .I3(old_reg_n_0),
        .I4(BTN_IBUF),
        .I5(count_reg[23]),
        .O(\count[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A0B0A0F0A0B0A0B)) 
    \count[0]_i_3__0 
       (.I0(clean_out_i_3__0_n_0),
        .I1(count_reg[15]),
        .I2(count_reg[22]),
        .I3(count_reg[16]),
        .I4(count_reg[14]),
        .I5(\count[0]_i_11__0_n_0 ),
        .O(\count[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \count[0]_i_4__0 
       (.I0(count_reg[8]),
        .I1(count_reg[9]),
        .I2(count_reg[7]),
        .I3(count_reg[6]),
        .I4(count_reg[5]),
        .I5(clean_out_i_4__0_n_0),
        .O(\count[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \count[0]_i_5__0 
       (.I0(count_reg[22]),
        .I1(count_reg[16]),
        .I2(count_reg[14]),
        .O(\count[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \count[0]_i_6__0 
       (.I0(old_reg_n_0),
        .I1(BTN_IBUF),
        .O(\count[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_7__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[3]),
        .O(\count[0]_i_7__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_8__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[2]),
        .O(\count[0]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[0]_i_9__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[1]),
        .O(\count[0]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_2__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[15]),
        .O(\count[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_3__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[14]),
        .O(\count[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_4__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[13]),
        .O(\count[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[12]_i_5__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[12]),
        .O(\count[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_2__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[19]),
        .O(\count[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_3__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[18]),
        .O(\count[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_4__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[17]),
        .O(\count[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[16]_i_5__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[16]),
        .O(\count[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_2__0 
       (.I0(old_reg_n_0),
        .I1(BTN_IBUF),
        .I2(count_reg[23]),
        .O(\count[20]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_3__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[22]),
        .O(\count[20]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_4__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[21]),
        .O(\count[20]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[20]_i_5__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[20]),
        .O(\count[20]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_2__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[7]),
        .O(\count[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_3__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[6]),
        .O(\count[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_4__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[5]),
        .O(\count[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[4]_i_5__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[4]),
        .O(\count[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_2__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[11]),
        .O(\count[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_3__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[10]),
        .O(\count[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_4__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[9]),
        .O(\count[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h90)) 
    \count[8]_i_5__0 
       (.I0(BTN_IBUF),
        .I1(old_reg_n_0),
        .I2(count_reg[8]),
        .O(\count[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_2__0_n_7 ),
        .Q(count_reg[0]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\count_reg[0]_i_2__0_n_0 ,\count_reg[0]_i_2__0_n_1 ,\count_reg[0]_i_2__0_n_2 ,\count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\count[0]_i_6__0_n_0 }),
        .O({\count_reg[0]_i_2__0_n_4 ,\count_reg[0]_i_2__0_n_5 ,\count_reg[0]_i_2__0_n_6 ,\count_reg[0]_i_2__0_n_7 }),
        .S({\count[0]_i_7__0_n_0 ,\count[0]_i_8__0_n_0 ,\count[0]_i_9__0_n_0 ,\count[0]_i_10__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[8]_i_1__0_n_5 ),
        .Q(count_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[8]_i_1__0_n_4 ),
        .Q(count_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[12]_i_1__0_n_7 ),
        .Q(count_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[12]_i_1__0 
       (.CI(\count_reg[8]_i_1__0_n_0 ),
        .CO({\count_reg[12]_i_1__0_n_0 ,\count_reg[12]_i_1__0_n_1 ,\count_reg[12]_i_1__0_n_2 ,\count_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[12]_i_1__0_n_4 ,\count_reg[12]_i_1__0_n_5 ,\count_reg[12]_i_1__0_n_6 ,\count_reg[12]_i_1__0_n_7 }),
        .S({\count[12]_i_2__0_n_0 ,\count[12]_i_3__0_n_0 ,\count[12]_i_4__0_n_0 ,\count[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[12]_i_1__0_n_6 ),
        .Q(count_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[14] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[12]_i_1__0_n_5 ),
        .Q(count_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[15] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[12]_i_1__0_n_4 ),
        .Q(count_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[16] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[16]_i_1__0_n_7 ),
        .Q(count_reg[16]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[16]_i_1__0 
       (.CI(\count_reg[12]_i_1__0_n_0 ),
        .CO({\count_reg[16]_i_1__0_n_0 ,\count_reg[16]_i_1__0_n_1 ,\count_reg[16]_i_1__0_n_2 ,\count_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[16]_i_1__0_n_4 ,\count_reg[16]_i_1__0_n_5 ,\count_reg[16]_i_1__0_n_6 ,\count_reg[16]_i_1__0_n_7 }),
        .S({\count[16]_i_2__0_n_0 ,\count[16]_i_3__0_n_0 ,\count[16]_i_4__0_n_0 ,\count[16]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[17] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[16]_i_1__0_n_6 ),
        .Q(count_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[18] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[16]_i_1__0_n_5 ),
        .Q(count_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[19] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[16]_i_1__0_n_4 ),
        .Q(count_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_2__0_n_6 ),
        .Q(count_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[20] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[20]_i_1__0_n_7 ),
        .Q(count_reg[20]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[20]_i_1__0 
       (.CI(\count_reg[16]_i_1__0_n_0 ),
        .CO({\NLW_count_reg[20]_i_1__0_CO_UNCONNECTED [3],\count_reg[20]_i_1__0_n_1 ,\count_reg[20]_i_1__0_n_2 ,\count_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[20]_i_1__0_n_4 ,\count_reg[20]_i_1__0_n_5 ,\count_reg[20]_i_1__0_n_6 ,\count_reg[20]_i_1__0_n_7 }),
        .S({\count[20]_i_2__0_n_0 ,\count[20]_i_3__0_n_0 ,\count[20]_i_4__0_n_0 ,\count[20]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[21] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[20]_i_1__0_n_6 ),
        .Q(count_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[22] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[20]_i_1__0_n_5 ),
        .Q(count_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[23] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[20]_i_1__0_n_4 ),
        .Q(count_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_2__0_n_5 ),
        .Q(count_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[0]_i_2__0_n_4 ),
        .Q(count_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[4]_i_1__0_n_7 ),
        .Q(count_reg[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[4]_i_1__0 
       (.CI(\count_reg[0]_i_2__0_n_0 ),
        .CO({\count_reg[4]_i_1__0_n_0 ,\count_reg[4]_i_1__0_n_1 ,\count_reg[4]_i_1__0_n_2 ,\count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[4]_i_1__0_n_4 ,\count_reg[4]_i_1__0_n_5 ,\count_reg[4]_i_1__0_n_6 ,\count_reg[4]_i_1__0_n_7 }),
        .S({\count[4]_i_2__0_n_0 ,\count[4]_i_3__0_n_0 ,\count[4]_i_4__0_n_0 ,\count[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[4]_i_1__0_n_6 ),
        .Q(count_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[4]_i_1__0_n_5 ),
        .Q(count_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[4]_i_1__0_n_4 ),
        .Q(count_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[8]_i_1__0_n_7 ),
        .Q(count_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \count_reg[8]_i_1__0 
       (.CI(\count_reg[4]_i_1__0_n_0 ),
        .CO({\count_reg[8]_i_1__0_n_0 ,\count_reg[8]_i_1__0_n_1 ,\count_reg[8]_i_1__0_n_2 ,\count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\count_reg[8]_i_1__0_n_4 ,\count_reg[8]_i_1__0_n_5 ,\count_reg[8]_i_1__0_n_6 ,\count_reg[8]_i_1__0_n_7 }),
        .S({\count[8]_i_2__0_n_0 ,\count[8]_i_3__0_n_0 ,\count[8]_i_4__0_n_0 ,\count[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(CLK_IBUF_BUFG),
        .CE(\count[0]_i_1__0_n_0 ),
        .D(\count_reg[8]_i_1__0_n_6 ),
        .Q(count_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    old_reg
       (.C(CLK_IBUF_BUFG),
        .CE(1'b1),
        .D(BTN_IBUF),
        .Q(old_reg_n_0),
        .R(1'b0));
endmodule

module report_funct
   (write_addres_r_reg,
    S,
    Q,
    \word_report_r_reg[7]_0 ,
    rpt_bt,
    clk,
    AR,
    D,
    \intermediate_reg_reg[7]_0 );
  output [28:0]write_addres_r_reg;
  output [0:0]S;
  output [7:0]Q;
  output [7:0]\word_report_r_reg[7]_0 ;
  input rpt_bt;
  input clk;
  input [0:0]AR;
  input [7:0]D;
  input [7:0]\intermediate_reg_reg[7]_0 ;

  wire [0:0]AR;
  wire [7:0]D;
  wire [7:0]Q;
  wire [0:0]S;
  wire clk;
  wire [7:0]intermediate_reg;
  wire [7:0]\intermediate_reg_reg[7]_0 ;
  wire rpt_bt;
  wire [7:0]\word_report_r_reg[7]_0 ;
  wire \write_addres_r[0]_i_2_n_0 ;
  wire [28:0]write_addres_r_reg;
  wire \write_addres_r_reg[0]_i_1_n_0 ;
  wire \write_addres_r_reg[0]_i_1_n_1 ;
  wire \write_addres_r_reg[0]_i_1_n_2 ;
  wire \write_addres_r_reg[0]_i_1_n_3 ;
  wire \write_addres_r_reg[0]_i_1_n_4 ;
  wire \write_addres_r_reg[0]_i_1_n_5 ;
  wire \write_addres_r_reg[0]_i_1_n_6 ;
  wire \write_addres_r_reg[0]_i_1_n_7 ;
  wire \write_addres_r_reg[12]_i_1_n_0 ;
  wire \write_addres_r_reg[12]_i_1_n_1 ;
  wire \write_addres_r_reg[12]_i_1_n_2 ;
  wire \write_addres_r_reg[12]_i_1_n_3 ;
  wire \write_addres_r_reg[12]_i_1_n_4 ;
  wire \write_addres_r_reg[12]_i_1_n_5 ;
  wire \write_addres_r_reg[12]_i_1_n_6 ;
  wire \write_addres_r_reg[12]_i_1_n_7 ;
  wire \write_addres_r_reg[16]_i_1_n_0 ;
  wire \write_addres_r_reg[16]_i_1_n_1 ;
  wire \write_addres_r_reg[16]_i_1_n_2 ;
  wire \write_addres_r_reg[16]_i_1_n_3 ;
  wire \write_addres_r_reg[16]_i_1_n_4 ;
  wire \write_addres_r_reg[16]_i_1_n_5 ;
  wire \write_addres_r_reg[16]_i_1_n_6 ;
  wire \write_addres_r_reg[16]_i_1_n_7 ;
  wire \write_addres_r_reg[20]_i_1_n_0 ;
  wire \write_addres_r_reg[20]_i_1_n_1 ;
  wire \write_addres_r_reg[20]_i_1_n_2 ;
  wire \write_addres_r_reg[20]_i_1_n_3 ;
  wire \write_addres_r_reg[20]_i_1_n_4 ;
  wire \write_addres_r_reg[20]_i_1_n_5 ;
  wire \write_addres_r_reg[20]_i_1_n_6 ;
  wire \write_addres_r_reg[20]_i_1_n_7 ;
  wire \write_addres_r_reg[24]_i_1_n_0 ;
  wire \write_addres_r_reg[24]_i_1_n_1 ;
  wire \write_addres_r_reg[24]_i_1_n_2 ;
  wire \write_addres_r_reg[24]_i_1_n_3 ;
  wire \write_addres_r_reg[24]_i_1_n_4 ;
  wire \write_addres_r_reg[24]_i_1_n_5 ;
  wire \write_addres_r_reg[24]_i_1_n_6 ;
  wire \write_addres_r_reg[24]_i_1_n_7 ;
  wire \write_addres_r_reg[28]_i_1_n_7 ;
  wire \write_addres_r_reg[4]_i_1_n_0 ;
  wire \write_addres_r_reg[4]_i_1_n_1 ;
  wire \write_addres_r_reg[4]_i_1_n_2 ;
  wire \write_addres_r_reg[4]_i_1_n_3 ;
  wire \write_addres_r_reg[4]_i_1_n_4 ;
  wire \write_addres_r_reg[4]_i_1_n_5 ;
  wire \write_addres_r_reg[4]_i_1_n_6 ;
  wire \write_addres_r_reg[4]_i_1_n_7 ;
  wire \write_addres_r_reg[8]_i_1_n_0 ;
  wire \write_addres_r_reg[8]_i_1_n_1 ;
  wire \write_addres_r_reg[8]_i_1_n_2 ;
  wire \write_addres_r_reg[8]_i_1_n_3 ;
  wire \write_addres_r_reg[8]_i_1_n_4 ;
  wire \write_addres_r_reg[8]_i_1_n_5 ;
  wire \write_addres_r_reg[8]_i_1_n_6 ;
  wire \write_addres_r_reg[8]_i_1_n_7 ;
  wire [3:0]\NLW_write_addres_r_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_write_addres_r_reg[28]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    address_range_1_carry_i_1
       (.I0(write_addres_r_reg[1]),
        .O(S));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[0] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[1] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[2] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[3] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[4] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[5] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[6] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \count_b1_r_reg[7] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(D[7]),
        .Q(Q[7]));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [0]),
        .Q(intermediate_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [1]),
        .Q(intermediate_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [2]),
        .Q(intermediate_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [3]),
        .Q(intermediate_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [4]),
        .Q(intermediate_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [5]),
        .Q(intermediate_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [6]),
        .Q(intermediate_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \intermediate_reg_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\intermediate_reg_reg[7]_0 [7]),
        .Q(intermediate_reg[7]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[0] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[0]),
        .Q(\word_report_r_reg[7]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[1] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[1]),
        .Q(\word_report_r_reg[7]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[2] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[2]),
        .Q(\word_report_r_reg[7]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[3] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[3]),
        .Q(\word_report_r_reg[7]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[4] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[4]),
        .Q(\word_report_r_reg[7]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[5] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[5]),
        .Q(\word_report_r_reg[7]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[6] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[6]),
        .Q(\word_report_r_reg[7]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \word_report_r_reg[7] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(intermediate_reg[7]),
        .Q(\word_report_r_reg[7]_0 [7]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_addres_r[0]_i_2 
       (.I0(write_addres_r_reg[0]),
        .O(\write_addres_r[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[0] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[0]_i_1_n_7 ),
        .Q(write_addres_r_reg[0]));
  CARRY4 \write_addres_r_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\write_addres_r_reg[0]_i_1_n_0 ,\write_addres_r_reg[0]_i_1_n_1 ,\write_addres_r_reg[0]_i_1_n_2 ,\write_addres_r_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\write_addres_r_reg[0]_i_1_n_4 ,\write_addres_r_reg[0]_i_1_n_5 ,\write_addres_r_reg[0]_i_1_n_6 ,\write_addres_r_reg[0]_i_1_n_7 }),
        .S({write_addres_r_reg[3:1],\write_addres_r[0]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[10] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[8]_i_1_n_5 ),
        .Q(write_addres_r_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[11] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[8]_i_1_n_4 ),
        .Q(write_addres_r_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[12] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[12]_i_1_n_7 ),
        .Q(write_addres_r_reg[12]));
  CARRY4 \write_addres_r_reg[12]_i_1 
       (.CI(\write_addres_r_reg[8]_i_1_n_0 ),
        .CO({\write_addres_r_reg[12]_i_1_n_0 ,\write_addres_r_reg[12]_i_1_n_1 ,\write_addres_r_reg[12]_i_1_n_2 ,\write_addres_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[12]_i_1_n_4 ,\write_addres_r_reg[12]_i_1_n_5 ,\write_addres_r_reg[12]_i_1_n_6 ,\write_addres_r_reg[12]_i_1_n_7 }),
        .S(write_addres_r_reg[15:12]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[13] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[12]_i_1_n_6 ),
        .Q(write_addres_r_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[14] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[12]_i_1_n_5 ),
        .Q(write_addres_r_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[15] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[12]_i_1_n_4 ),
        .Q(write_addres_r_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[16] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[16]_i_1_n_7 ),
        .Q(write_addres_r_reg[16]));
  CARRY4 \write_addres_r_reg[16]_i_1 
       (.CI(\write_addres_r_reg[12]_i_1_n_0 ),
        .CO({\write_addres_r_reg[16]_i_1_n_0 ,\write_addres_r_reg[16]_i_1_n_1 ,\write_addres_r_reg[16]_i_1_n_2 ,\write_addres_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[16]_i_1_n_4 ,\write_addres_r_reg[16]_i_1_n_5 ,\write_addres_r_reg[16]_i_1_n_6 ,\write_addres_r_reg[16]_i_1_n_7 }),
        .S(write_addres_r_reg[19:16]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[17] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[16]_i_1_n_6 ),
        .Q(write_addres_r_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[18] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[16]_i_1_n_5 ),
        .Q(write_addres_r_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[19] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[16]_i_1_n_4 ),
        .Q(write_addres_r_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[1] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[0]_i_1_n_6 ),
        .Q(write_addres_r_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[20] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[20]_i_1_n_7 ),
        .Q(write_addres_r_reg[20]));
  CARRY4 \write_addres_r_reg[20]_i_1 
       (.CI(\write_addres_r_reg[16]_i_1_n_0 ),
        .CO({\write_addres_r_reg[20]_i_1_n_0 ,\write_addres_r_reg[20]_i_1_n_1 ,\write_addres_r_reg[20]_i_1_n_2 ,\write_addres_r_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[20]_i_1_n_4 ,\write_addres_r_reg[20]_i_1_n_5 ,\write_addres_r_reg[20]_i_1_n_6 ,\write_addres_r_reg[20]_i_1_n_7 }),
        .S(write_addres_r_reg[23:20]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[21] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[20]_i_1_n_6 ),
        .Q(write_addres_r_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[22] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[20]_i_1_n_5 ),
        .Q(write_addres_r_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[23] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[20]_i_1_n_4 ),
        .Q(write_addres_r_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[24] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[24]_i_1_n_7 ),
        .Q(write_addres_r_reg[24]));
  CARRY4 \write_addres_r_reg[24]_i_1 
       (.CI(\write_addres_r_reg[20]_i_1_n_0 ),
        .CO({\write_addres_r_reg[24]_i_1_n_0 ,\write_addres_r_reg[24]_i_1_n_1 ,\write_addres_r_reg[24]_i_1_n_2 ,\write_addres_r_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[24]_i_1_n_4 ,\write_addres_r_reg[24]_i_1_n_5 ,\write_addres_r_reg[24]_i_1_n_6 ,\write_addres_r_reg[24]_i_1_n_7 }),
        .S(write_addres_r_reg[27:24]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[25] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[24]_i_1_n_6 ),
        .Q(write_addres_r_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[26] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[24]_i_1_n_5 ),
        .Q(write_addres_r_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[27] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[24]_i_1_n_4 ),
        .Q(write_addres_r_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[28] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[28]_i_1_n_7 ),
        .Q(write_addres_r_reg[28]));
  CARRY4 \write_addres_r_reg[28]_i_1 
       (.CI(\write_addres_r_reg[24]_i_1_n_0 ),
        .CO(\NLW_write_addres_r_reg[28]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_write_addres_r_reg[28]_i_1_O_UNCONNECTED [3:1],\write_addres_r_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,write_addres_r_reg[28]}));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[2] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[0]_i_1_n_5 ),
        .Q(write_addres_r_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[3] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[0]_i_1_n_4 ),
        .Q(write_addres_r_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[4] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[4]_i_1_n_7 ),
        .Q(write_addres_r_reg[4]));
  CARRY4 \write_addres_r_reg[4]_i_1 
       (.CI(\write_addres_r_reg[0]_i_1_n_0 ),
        .CO({\write_addres_r_reg[4]_i_1_n_0 ,\write_addres_r_reg[4]_i_1_n_1 ,\write_addres_r_reg[4]_i_1_n_2 ,\write_addres_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[4]_i_1_n_4 ,\write_addres_r_reg[4]_i_1_n_5 ,\write_addres_r_reg[4]_i_1_n_6 ,\write_addres_r_reg[4]_i_1_n_7 }),
        .S(write_addres_r_reg[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[5] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[4]_i_1_n_6 ),
        .Q(write_addres_r_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[6] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[4]_i_1_n_5 ),
        .Q(write_addres_r_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[7] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[4]_i_1_n_4 ),
        .Q(write_addres_r_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[8] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[8]_i_1_n_7 ),
        .Q(write_addres_r_reg[8]));
  CARRY4 \write_addres_r_reg[8]_i_1 
       (.CI(\write_addres_r_reg[4]_i_1_n_0 ),
        .CO({\write_addres_r_reg[8]_i_1_n_0 ,\write_addres_r_reg[8]_i_1_n_1 ,\write_addres_r_reg[8]_i_1_n_2 ,\write_addres_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\write_addres_r_reg[8]_i_1_n_4 ,\write_addres_r_reg[8]_i_1_n_5 ,\write_addres_r_reg[8]_i_1_n_6 ,\write_addres_r_reg[8]_i_1_n_7 }),
        .S(write_addres_r_reg[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \write_addres_r_reg[9] 
       (.C(clk),
        .CE(rpt_bt),
        .CLR(AR),
        .D(\write_addres_r_reg[8]_i_1_n_6 ),
        .Q(write_addres_r_reg[9]));
endmodule

(* address_range = "10'b1111111111" *) (* buffer_byte_01 = "8'b01011011" *) (* buffer_byte_02 = "8'b01011100" *) 
(* buffer_byte_03 = "8'b01011101" *) (* buffer_byte_04 = "8'b00001010" *) 
(* NotValidForBitStream *)
module top_module_fpga
   (CLK,
    SW,
    BTN,
    UART_RXD_OUT,
    LED);
  input CLK;
  input [7:0]SW;
  input [7:0]BTN;
  output UART_RXD_OUT;
  output [7:0]LED;

  wire [7:0]BTN;
  wire [4:3]BTN_IBUF;
  wire [7:0]Bram_address_write_read;
  wire CLK;
  wire CLK_IBUF;
  wire CLK_IBUF_BUFG;
  wire [7:0]LED;
  wire [6:0]LED_OBUF;
  wire \LED_OBUF[7] ;
  wire \LED_OBUF_BUFG[7] ;
  wire UART_RXD_OUT;
  wire bram_Read_write_count_b1_n_0;
  wire bram_Read_write_count_b1_n_1;
  wire bram_Read_write_count_b1_n_2;
  wire bram_Read_write_count_b1_n_3;
  wire bram_Read_write_count_b1_n_4;
  wire bram_Read_write_count_b1_n_5;
  wire bram_Read_write_count_b1_n_6;
  wire bram_Read_write_count_b1_n_7;
  wire bram_Read_write_count_b2_n_0;
  wire bram_Read_write_count_b2_n_1;
  wire bram_Read_write_count_b2_n_2;
  wire bram_Read_write_count_b2_n_3;
  wire bram_Read_write_count_b2_n_4;
  wire bram_Read_write_count_b2_n_5;
  wire bram_Read_write_count_b2_n_6;
  wire bram_Read_write_count_b2_n_7;
  wire bram_Read_write_w1_n_0;
  wire bram_Read_write_w1_n_1;
  wire bram_Read_write_w1_n_2;
  wire bram_Read_write_w1_n_3;
  wire bram_Read_write_w1_n_4;
  wire bram_Read_write_w1_n_5;
  wire bram_Read_write_w1_n_6;
  wire bram_Read_write_w1_n_7;
  wire bram_being_used;
  wire clk;
  wire [7:0]count_b1;
  wire [8:1]data;
  wire [7:0]data_address_comp;
  wire [7:0]read_data_comp_in;
  wire reg_enable_comp;
  wire rpt_bt;
  wire signal_enable_uart;
  wire signal_start_enable_uart;
  wire [36:0]sl_iport0_o_0;
  wire [16:0]sl_oport0_i_0;
  wire state__0;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[0] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[10] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[11] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[12] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[13] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[14] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[15] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[16] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[17] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[18] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[19] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[1] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[20] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[21] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[22] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[23] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[24] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[25] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[26] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[27] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[28] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[29] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[2] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[30] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[31] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[3] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[4] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[5] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[6] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[7] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[8] ;
  wire \u_ila_0_signal_data_address_uart_incr_r_reg[9] ;
  wire u_report_funct_n_29;
  wire uart_ctrl_n_2;
  wire [7:0]word_report;
  wire [28:0]write_addres_r_reg;

  BRAM BRAM_read_comp
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q(read_data_comp_in),
        .data_address_comp(data_address_comp),
        .reg_enable_comp(reg_enable_comp));
  IBUF \BTN_IBUF[3]_inst 
       (.I(BTN[3]),
        .O(BTN_IBUF[3]));
  IBUF \BTN_IBUF[4]_inst 
       (.I(BTN[4]),
        .O(BTN_IBUF[4]));
  CA_Processor_32STE_8bitword CA_p_v1
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q(read_data_comp_in),
        .rpt_bt(rpt_bt));
  BUFG CLK_IBUF_BUFG_inst
       (.I(CLK_IBUF),
        .O(CLK_IBUF_BUFG));
  IBUF CLK_IBUF_inst
       (.I(CLK),
        .O(CLK_IBUF));
  COMP_stream_contoller COMP_stream_ctrl
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .LED_OBUF(LED_OBUF[3]),
        .bram_being_used(bram_being_used),
        .data_address_comp(data_address_comp),
        .reg_enable_comp(reg_enable_comp),
        .signal_enable_uart(signal_enable_uart));
  OBUF \LED_OBUF[0]_inst 
       (.I(LED_OBUF[0]),
        .O(LED[0]));
  OBUFT \LED_OBUF[1]_inst 
       (.I(1'b0),
        .O(LED[1]),
        .T(1'b1));
  OBUF \LED_OBUF[2]_inst 
       (.I(LED_OBUF[2]),
        .O(LED[2]));
  OBUF \LED_OBUF[3]_inst 
       (.I(LED_OBUF[3]),
        .O(LED[3]));
  OBUF \LED_OBUF[4]_inst 
       (.I(LED_OBUF[4]),
        .O(LED[4]));
  OBUF \LED_OBUF[5]_inst 
       (.I(LED_OBUF[4]),
        .O(LED[5]));
  OBUF \LED_OBUF[6]_inst 
       (.I(LED_OBUF[6]),
        .O(LED[6]));
  OBUF \LED_OBUF[7]_inst 
       (.I(\LED_OBUF_BUFG[7] ),
        .O(LED[7]));
  BUFG \LED_OBUF_BUFG[7]_inst 
       (.I(\LED_OBUF[7] ),
        .O(\LED_OBUF_BUFG[7] ));
  OBUF UART_RXD_OUT_OBUF_inst
       (.I(LED_OBUF[4]),
        .O(UART_RXD_OUT));
  BRAM_0 bram_Read_write_count_b1
       (.ADDRARDADDR(Bram_address_write_read),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q(count_b1),
        .bram_being_used(bram_being_used),
        .\read_data_reg[7]_0 ({bram_Read_write_count_b1_n_0,bram_Read_write_count_b1_n_1,bram_Read_write_count_b1_n_2,bram_Read_write_count_b1_n_3,bram_Read_write_count_b1_n_4,bram_Read_write_count_b1_n_5,bram_Read_write_count_b1_n_6,bram_Read_write_count_b1_n_7}),
        .reg_enable_comp(reg_enable_comp));
  BRAM_1 bram_Read_write_count_b2
       (.ADDRARDADDR(Bram_address_write_read),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q({bram_Read_write_count_b2_n_0,bram_Read_write_count_b2_n_1,bram_Read_write_count_b2_n_2,bram_Read_write_count_b2_n_3,bram_Read_write_count_b2_n_4,bram_Read_write_count_b2_n_5,bram_Read_write_count_b2_n_6,bram_Read_write_count_b2_n_7}),
        .bram_being_used(bram_being_used),
        .reg_enable_comp(reg_enable_comp));
  BRAM_2 bram_Read_write_w1
       (.ADDRARDADDR(Bram_address_write_read),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .Q(word_report),
        .bram_being_used(bram_being_used),
        .\read_data_reg[7]_0 ({bram_Read_write_w1_n_0,bram_Read_write_w1_n_1,bram_Read_write_w1_n_2,bram_Read_write_w1_n_3,bram_Read_write_w1_n_4,bram_Read_write_w1_n_5,bram_Read_write_w1_n_6,bram_Read_write_w1_n_7}),
        .reg_enable_comp(reg_enable_comp));
  LUT1 #(
    .INIT(2'h1)) 
    \count_b1_r_reg[7]_i_2 
       (.I0(CLK_IBUF_BUFG),
        .O(clk));
  (* DEBUG_CORE_INFO = "dbg_hub,labtools_xsdbm_v3_00_a,{C_BSCAN_MODE=false,C_BSCAN_MODE_WITH_CORE=false,C_CLK_INPUT_FREQ_HZ=300000000,C_ENABLE_CLK_DIVIDER=false,C_EN_BSCANID_VEC=false,C_NUM_BSCAN_MASTER_PORTS=0,C_TWO_PRIM_MODE=false,C_USER_SCAN_CHAIN=1,C_USE_EXT_BSCAN=false,C_XSDB_NUM_SLAVES=1,component_name=dbg_hub_CV}" *) 
  (* DEBUG_PORT_clk = "" *) 
  (* IS_DEBUG_CORE *) 
  dbg_hub_CV dbg_hub
       (.clk(CLK_IBUF_BUFG),
        .sl_iport0_o(sl_iport0_o_0),
        .sl_oport0_i(sl_oport0_i_0));
  debounce debounce_inst_comp
       (.BTN_IBUF(BTN_IBUF[3]),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .LED_OBUF(LED_OBUF[3]));
  debounce_3 debounce_inst_uart
       (.BTN_IBUF(BTN_IBUF[4]),
        .CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .LED_OBUF(LED_OBUF[2]));
  bud9600_gen oHz
       (.CLK_IBUF_BUFG(CLK_IBUF_BUFG),
        .\LED_OBUF[7] (\LED_OBUF[7] ));
  (* DEBUG_CORE_INFO = "u_ila_0,labtools_ila_v6_00_a,{ALL_PROBE_SAME_MU=true,ALL_PROBE_SAME_MU_CNT=1,C_ADV_TRIGGER=false,C_DATA_DEPTH=1024,C_EN_STRG_QUAL=false,C_INPUT_PIPE_STAGES=0,C_NUM_OF_PROBES=5,C_PROBE0_TYPE=0,C_PROBE0_WIDTH=8,C_PROBE1_TYPE=0,C_PROBE1_WIDTH=29,C_PROBE2_TYPE=0,C_PROBE2_WIDTH=32,C_PROBE3_TYPE=1,C_PROBE3_WIDTH=1,C_PROBE4_TYPE=0,C_PROBE4_WIDTH=1,C_TRIGIN_EN=0,C_TRIGOUT_EN=0,component_name=u_ila_0_CV}" *) 
  (* DEBUG_PORT_clk = "n:CLK_IBUF_BUFG" *) 
  (* DEBUG_PORT_probe0 = "n:data[8],n:data[7],n:data[6],n:data[5],n:data[4],n:data[3],n:data[2],n:data[1]" *) 
  (* DEBUG_PORT_probe1 = "n:write_addres_r_reg[28],n:write_addres_r_reg[27],n:write_addres_r_reg[26],n:write_addres_r_reg[25],n:write_addres_r_reg[24],n:write_addres_r_reg[23],n:write_addres_r_reg[22],n:write_addres_r_reg[21],n:write_addres_r_reg[20],n:write_addres_r_reg[19],n:write_addres_r_reg[18],n:write_addres_r_reg[17],n:write_addres_r_reg[16],n:write_addres_r_reg[15],n:write_addres_r_reg[14],n:write_addres_r_reg[13],n:write_addres_r_reg[12],n:write_addres_r_reg[11],n:write_addres_r_reg[10],n:write_addres_r_reg[9],n:write_addres_r_reg[8],n:write_addres_r_reg[7],n:write_addres_r_reg[6],n:write_addres_r_reg[5],n:write_addres_r_reg[4],n:write_addres_r_reg[3],n:write_addres_r_reg[2],n:write_addres_r_reg[1],n:write_addres_r_reg[0]" *) 
  (* DEBUG_PORT_probe2 = "n:uart_ctrl/signal_data_address_uart_incr_r_reg[31],n:uart_ctrl/signal_data_address_uart_incr_r_reg[30],n:uart_ctrl/signal_data_address_uart_incr_r_reg[29],n:uart_ctrl/signal_data_address_uart_incr_r_reg[28],n:uart_ctrl/signal_data_address_uart_incr_r_reg[27],n:uart_ctrl/signal_data_address_uart_incr_r_reg[26],n:uart_ctrl/signal_data_address_uart_incr_r_reg[25],n:uart_ctrl/signal_data_address_uart_incr_r_reg[24],n:uart_ctrl/signal_data_address_uart_incr_r_reg[23],n:uart_ctrl/signal_data_address_uart_incr_r_reg[22],n:uart_ctrl/signal_data_address_uart_incr_r_reg[21],n:uart_ctrl/signal_data_address_uart_incr_r_reg[20],n:uart_ctrl/signal_data_address_uart_incr_r_reg[19],n:uart_ctrl/signal_data_address_uart_incr_r_reg[18],n:uart_ctrl/signal_data_address_uart_incr_r_reg[17],n:uart_ctrl/signal_data_address_uart_incr_r_reg[16],n:uart_ctrl/signal_data_address_uart_incr_r_reg[15],n:uart_ctrl/signal_data_address_uart_incr_r_reg[14],n:uart_ctrl/signal_data_address_uart_incr_r_reg[13],n:uart_ctrl/signal_data_address_uart_incr_r_reg[12],n:uart_ctrl/signal_data_address_uart_incr_r_reg[11],n:uart_ctrl/signal_data_address_uart_incr_r_reg[10],n:uart_ctrl/signal_data_address_uart_incr_r_reg[9],n:uart_ctrl/signal_data_address_uart_incr_r_reg[8],n:uart_ctrl/signal_data_address_uart_incr_r_reg[7],n:uart_ctrl/signal_data_address_uart_incr_r_reg[6],n:uart_ctrl/signal_data_address_uart_incr_r_reg[5],n:uart_ctrl/signal_data_address_uart_incr_r_reg[4],n:uart_ctrl/signal_data_address_uart_incr_r_reg[3],n:uart_ctrl/signal_data_address_uart_incr_r_reg[2],n:uart_ctrl/signal_data_address_uart_incr_r_reg[1],n:uart_ctrl/signal_data_address_uart_incr_r_reg[0]" *) 
  (* DEBUG_PORT_probe3 = "n:LED_OBUF_BUFG[7]" *) 
  (* DEBUG_PORT_probe4 = "n:rpt_bt" *) 
  (* IS_DEBUG_CORE *) 
  u_ila_0_CV u_ila_0
       (.SL_IPORT_I(sl_iport0_o_0),
        .SL_OPORT_O(sl_oport0_i_0),
        .clk(CLK_IBUF_BUFG),
        .probe0({data[1],data[2],data[3],data[4],data[5],data[6],data[7],data[8]}),
        .probe1({write_addres_r_reg[0],write_addres_r_reg[1],write_addres_r_reg[2],write_addres_r_reg[3],write_addres_r_reg[4],write_addres_r_reg[5],write_addres_r_reg[6],write_addres_r_reg[7],write_addres_r_reg[8],write_addres_r_reg[9],write_addres_r_reg[10],write_addres_r_reg[11],write_addres_r_reg[12],write_addres_r_reg[13],write_addres_r_reg[14],write_addres_r_reg[15],write_addres_r_reg[16],write_addres_r_reg[17],write_addres_r_reg[18],write_addres_r_reg[19],write_addres_r_reg[20],write_addres_r_reg[21],write_addres_r_reg[22],write_addres_r_reg[23],write_addres_r_reg[24],write_addres_r_reg[25],write_addres_r_reg[26],write_addres_r_reg[27],write_addres_r_reg[28]}),
        .probe2({\u_ila_0_signal_data_address_uart_incr_r_reg[0] ,\u_ila_0_signal_data_address_uart_incr_r_reg[1] ,\u_ila_0_signal_data_address_uart_incr_r_reg[2] ,\u_ila_0_signal_data_address_uart_incr_r_reg[3] ,\u_ila_0_signal_data_address_uart_incr_r_reg[4] ,\u_ila_0_signal_data_address_uart_incr_r_reg[5] ,\u_ila_0_signal_data_address_uart_incr_r_reg[6] ,\u_ila_0_signal_data_address_uart_incr_r_reg[7] ,\u_ila_0_signal_data_address_uart_incr_r_reg[8] ,\u_ila_0_signal_data_address_uart_incr_r_reg[9] ,\u_ila_0_signal_data_address_uart_incr_r_reg[10] ,\u_ila_0_signal_data_address_uart_incr_r_reg[11] ,\u_ila_0_signal_data_address_uart_incr_r_reg[12] ,\u_ila_0_signal_data_address_uart_incr_r_reg[13] ,\u_ila_0_signal_data_address_uart_incr_r_reg[14] ,\u_ila_0_signal_data_address_uart_incr_r_reg[15] ,\u_ila_0_signal_data_address_uart_incr_r_reg[16] ,\u_ila_0_signal_data_address_uart_incr_r_reg[17] ,\u_ila_0_signal_data_address_uart_incr_r_reg[18] ,\u_ila_0_signal_data_address_uart_incr_r_reg[19] ,\u_ila_0_signal_data_address_uart_incr_r_reg[20] ,\u_ila_0_signal_data_address_uart_incr_r_reg[21] ,\u_ila_0_signal_data_address_uart_incr_r_reg[22] ,\u_ila_0_signal_data_address_uart_incr_r_reg[23] ,\u_ila_0_signal_data_address_uart_incr_r_reg[24] ,\u_ila_0_signal_data_address_uart_incr_r_reg[25] ,\u_ila_0_signal_data_address_uart_incr_r_reg[26] ,\u_ila_0_signal_data_address_uart_incr_r_reg[27] ,\u_ila_0_signal_data_address_uart_incr_r_reg[28] ,\u_ila_0_signal_data_address_uart_incr_r_reg[29] ,\u_ila_0_signal_data_address_uart_incr_r_reg[30] ,\u_ila_0_signal_data_address_uart_incr_r_reg[31] }),
        .probe3(\LED_OBUF_BUFG[7] ),
        .probe4(rpt_bt));
  report_funct u_report_funct
       (.AR(LED_OBUF[3]),
        .D(data_address_comp),
        .Q(count_b1),
        .S(u_report_funct_n_29),
        .clk(clk),
        .\intermediate_reg_reg[7]_0 (read_data_comp_in),
        .rpt_bt(rpt_bt),
        .\word_report_r_reg[7]_0 (word_report),
        .write_addres_r_reg(write_addres_r_reg));
  uart_stream_contrl uart_ctrl
       (.ADDRARDADDR(Bram_address_write_read),
        .D(data),
        .E(uart_ctrl_n_2),
        .LED_OBUF({LED_OBUF[6],LED_OBUF[2]}),
        .\LED_OBUF_BUFG[7] (\LED_OBUF_BUFG[7] ),
        .Q({bram_Read_write_count_b2_n_0,bram_Read_write_count_b2_n_1,bram_Read_write_count_b2_n_2,bram_Read_write_count_b2_n_3,bram_Read_write_count_b2_n_4,bram_Read_write_count_b2_n_5,bram_Read_write_count_b2_n_6,bram_Read_write_count_b2_n_7}),
        .S(u_report_funct_n_29),
        .\data_reg[8] ({bram_Read_write_w1_n_0,bram_Read_write_w1_n_1,bram_Read_write_w1_n_2,bram_Read_write_w1_n_3,bram_Read_write_w1_n_4,bram_Read_write_w1_n_5,bram_Read_write_w1_n_6,bram_Read_write_w1_n_7}),
        .\data_reg[8]_0 ({bram_Read_write_count_b1_n_0,bram_Read_write_count_b1_n_1,bram_Read_write_count_b1_n_2,bram_Read_write_count_b1_n_3,bram_Read_write_count_b1_n_4,bram_Read_write_count_b1_n_5,bram_Read_write_count_b1_n_6,bram_Read_write_count_b1_n_7}),
        .reg_enable_comp(reg_enable_comp),
        .signal_enable_uart(signal_enable_uart),
        .signal_start_enable_uart(signal_start_enable_uart),
        .state__0(state__0),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[0] (\u_ila_0_signal_data_address_uart_incr_r_reg[0] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[10] (\u_ila_0_signal_data_address_uart_incr_r_reg[10] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[11] (\u_ila_0_signal_data_address_uart_incr_r_reg[11] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[12] (\u_ila_0_signal_data_address_uart_incr_r_reg[12] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[13] (\u_ila_0_signal_data_address_uart_incr_r_reg[13] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[14] (\u_ila_0_signal_data_address_uart_incr_r_reg[14] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[15] (\u_ila_0_signal_data_address_uart_incr_r_reg[15] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[16] (\u_ila_0_signal_data_address_uart_incr_r_reg[16] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[17] (\u_ila_0_signal_data_address_uart_incr_r_reg[17] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[18] (\u_ila_0_signal_data_address_uart_incr_r_reg[18] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[19] (\u_ila_0_signal_data_address_uart_incr_r_reg[19] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[1] (\u_ila_0_signal_data_address_uart_incr_r_reg[1] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[20] (\u_ila_0_signal_data_address_uart_incr_r_reg[20] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[21] (\u_ila_0_signal_data_address_uart_incr_r_reg[21] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[22] (\u_ila_0_signal_data_address_uart_incr_r_reg[22] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[23] (\u_ila_0_signal_data_address_uart_incr_r_reg[23] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[24] (\u_ila_0_signal_data_address_uart_incr_r_reg[24] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[25] (\u_ila_0_signal_data_address_uart_incr_r_reg[25] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[26] (\u_ila_0_signal_data_address_uart_incr_r_reg[26] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[27] (\u_ila_0_signal_data_address_uart_incr_r_reg[27] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[28] (\u_ila_0_signal_data_address_uart_incr_r_reg[28] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[29] (\u_ila_0_signal_data_address_uart_incr_r_reg[29] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[2] (\u_ila_0_signal_data_address_uart_incr_r_reg[2] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[30] (\u_ila_0_signal_data_address_uart_incr_r_reg[30] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[31] (\u_ila_0_signal_data_address_uart_incr_r_reg[31] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[3] (\u_ila_0_signal_data_address_uart_incr_r_reg[3] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[4] (\u_ila_0_signal_data_address_uart_incr_r_reg[4] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[5] (\u_ila_0_signal_data_address_uart_incr_r_reg[5] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[6] (\u_ila_0_signal_data_address_uart_incr_r_reg[6] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[7] (\u_ila_0_signal_data_address_uart_incr_r_reg[7] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[8] (\u_ila_0_signal_data_address_uart_incr_r_reg[8] ),
        .\u_ila_0_signal_data_address_uart_incr_r_reg[9] (\u_ila_0_signal_data_address_uart_incr_r_reg[9] ),
        .write_addres_r_reg(write_addres_r_reg));
  uart_state_machine uat_stmch
       (.D(data),
        .E(uart_ctrl_n_2),
        .LED_OBUF({LED_OBUF[6],LED_OBUF[4],LED_OBUF[0]}),
        .\LED_OBUF_BUFG[7] (\LED_OBUF_BUFG[7] ),
        .\counter_reg[7]_0 (LED_OBUF[2]),
        .signal_start_enable_uart(signal_start_enable_uart),
        .state__0(state__0));
endmodule

module uart_state_machine
   (LED_OBUF,
    state__0,
    \LED_OBUF_BUFG[7] ,
    \counter_reg[7]_0 ,
    signal_start_enable_uart,
    D,
    E);
  output [2:0]LED_OBUF;
  output state__0;
  input \LED_OBUF_BUFG[7] ;
  input [0:0]\counter_reg[7]_0 ;
  input signal_start_enable_uart;
  input [7:0]D;
  input [0:0]E;

  wire [7:0]D;
  wire [0:0]E;
  wire [2:0]LED_OBUF;
  wire \LED_OBUF_BUFG[7] ;
  wire busy_i_1_n_0;
  wire busy_i_2_n_0;
  wire [7:1]counter;
  wire \counter[0]_i_1_n_0 ;
  wire \counter[5]_i_2_n_0 ;
  wire \counter[7]_i_3_n_0 ;
  wire [7:4]counter_reg;
  wire [0:0]\counter_reg[7]_0 ;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[1] ;
  wire \counter_reg_n_0_[2] ;
  wire \counter_reg_n_0_[3] ;
  wire \data_reg_n_0_[1] ;
  wire \data_reg_n_0_[2] ;
  wire \data_reg_n_0_[3] ;
  wire \data_reg_n_0_[4] ;
  wire \data_reg_n_0_[5] ;
  wire \data_reg_n_0_[6] ;
  wire \data_reg_n_0_[7] ;
  wire \data_reg_n_0_[8] ;
  wire [1:1]p_1_out;
  wire signal_start_enable_uart;
  wire \state[0]_i_1_n_0 ;
  wire \state[0]_i_2_n_0 ;
  wire state__0;
  wire tx_i_1_n_0;
  wire tx_i_2_n_0;
  wire tx_i_3_n_0;
  wire tx_i_4_n_0;
  wire tx_i_5_n_0;
  wire tx_i_6_n_0;

  (* FSM_ENCODED_STATES = "IDLE_STATE:0,BUSY_STATE:1" *) 
  FDCE #(
    .INIT(1'b0)) 
    FSM_sequential_state_reg
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .CLR(\counter_reg[7]_0 ),
        .D(busy_i_1_n_0),
        .Q(state__0));
  LUT6 #(
    .INIT(64'h0155FFFF01550155)) 
    busy_i_1
       (.I0(busy_i_2_n_0),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\counter_reg_n_0_[1] ),
        .I3(\counter_reg_n_0_[3] ),
        .I4(state__0),
        .I5(signal_start_enable_uart),
        .O(busy_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    busy_i_2
       (.I0(counter_reg[6]),
        .I1(counter_reg[7]),
        .I2(counter_reg[4]),
        .I3(counter_reg[5]),
        .I4(state__0),
        .O(busy_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    busy_reg
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .CLR(\counter_reg[7]_0 ),
        .D(busy_i_1_n_0),
        .Q(LED_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \counter[0]_i_1 
       (.I0(state__0),
        .I1(\counter_reg_n_0_[0] ),
        .O(\counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \counter[1]_i_1 
       (.I0(state__0),
        .I1(\counter_reg_n_0_[1] ),
        .I2(\counter_reg_n_0_[0] ),
        .O(counter[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \counter[2]_i_1 
       (.I0(state__0),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\counter_reg_n_0_[0] ),
        .I3(\counter_reg_n_0_[1] ),
        .O(counter[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \counter[3]_i_1 
       (.I0(state__0),
        .I1(\counter_reg_n_0_[3] ),
        .I2(\counter_reg_n_0_[1] ),
        .I3(\counter_reg_n_0_[0] ),
        .I4(\counter_reg_n_0_[2] ),
        .O(counter[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \counter[4]_i_1 
       (.I0(state__0),
        .I1(counter_reg[4]),
        .I2(\counter_reg_n_0_[3] ),
        .I3(\counter_reg_n_0_[2] ),
        .I4(\counter_reg_n_0_[1] ),
        .I5(\counter_reg_n_0_[0] ),
        .O(counter[4]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \counter[5]_i_1 
       (.I0(state__0),
        .I1(counter_reg[5]),
        .I2(\counter[5]_i_2_n_0 ),
        .I3(\counter_reg_n_0_[2] ),
        .I4(\counter_reg_n_0_[3] ),
        .I5(counter_reg[4]),
        .O(counter[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \counter[5]_i_2 
       (.I0(\counter_reg_n_0_[0] ),
        .I1(\counter_reg_n_0_[1] ),
        .O(\counter[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h28888888)) 
    \counter[6]_i_1 
       (.I0(state__0),
        .I1(counter_reg[6]),
        .I2(counter_reg[5]),
        .I3(counter_reg[4]),
        .I4(\counter[7]_i_3_n_0 ),
        .O(counter[6]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \counter[7]_i_2 
       (.I0(state__0),
        .I1(counter_reg[7]),
        .I2(counter_reg[4]),
        .I3(counter_reg[5]),
        .I4(counter_reg[6]),
        .I5(\counter[7]_i_3_n_0 ),
        .O(counter[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \counter[7]_i_3 
       (.I0(\counter_reg_n_0_[3] ),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\counter_reg_n_0_[1] ),
        .I3(\counter_reg_n_0_[0] ),
        .O(\counter[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[0] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(\counter[0]_i_1_n_0 ),
        .Q(\counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[1] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[1]),
        .Q(\counter_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[2] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[2]),
        .Q(\counter_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[3] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[3]),
        .Q(\counter_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[4] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[4]),
        .Q(counter_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[5] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[5]),
        .Q(counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[6] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[6]),
        .Q(counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \counter_reg[7] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(E),
        .CLR(\counter_reg[7]_0 ),
        .D(counter[7]),
        .Q(counter_reg[7]));
  LUT4 #(
    .INIT(16'hFAEA)) 
    \data[8]_i_1 
       (.I0(busy_i_2_n_0),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\counter_reg_n_0_[3] ),
        .I3(\counter_reg_n_0_[1] ),
        .O(p_1_out));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[1] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[0]),
        .Q(\data_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[2] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[1]),
        .Q(\data_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[3] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[2]),
        .Q(\data_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[4] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[3]),
        .Q(\data_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[5] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[4]),
        .Q(\data_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[6] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[5]),
        .Q(\data_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[7] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[6]),
        .Q(\data_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_reg[8] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(p_1_out),
        .CLR(\counter_reg[7]_0 ),
        .D(D[7]),
        .Q(\data_reg_n_0_[8] ));
  LUT6 #(
    .INIT(64'h1115FFFF11150000)) 
    \state[0]_i_1 
       (.I0(\state[0]_i_2_n_0 ),
        .I1(\counter_reg_n_0_[3] ),
        .I2(\counter_reg_n_0_[1] ),
        .I3(\counter_reg_n_0_[2] ),
        .I4(LED_OBUF[0]),
        .I5(signal_start_enable_uart),
        .O(\state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_2 
       (.I0(counter_reg[5]),
        .I1(counter_reg[4]),
        .I2(counter_reg[7]),
        .I3(counter_reg[6]),
        .O(\state[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[0] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .CLR(\counter_reg[7]_0 ),
        .D(\state[0]_i_1_n_0 ),
        .Q(LED_OBUF[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFEFC)) 
    tx_i_1
       (.I0(\data_reg_n_0_[8] ),
        .I1(tx_i_2_n_0),
        .I2(tx_i_3_n_0),
        .I3(\counter_reg_n_0_[3] ),
        .I4(tx_i_4_n_0),
        .I5(tx_i_5_n_0),
        .O(tx_i_1_n_0));
  LUT3 #(
    .INIT(8'hF8)) 
    tx_i_2
       (.I0(\counter_reg_n_0_[3] ),
        .I1(\counter_reg_n_0_[2] ),
        .I2(busy_i_2_n_0),
        .O(tx_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000B800)) 
    tx_i_3
       (.I0(\data_reg_n_0_[6] ),
        .I1(\counter_reg_n_0_[2] ),
        .I2(\data_reg_n_0_[2] ),
        .I3(\counter_reg_n_0_[1] ),
        .I4(\counter_reg_n_0_[0] ),
        .I5(tx_i_6_n_0),
        .O(tx_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tx_i_4
       (.I0(\counter_reg_n_0_[0] ),
        .I1(\counter_reg_n_0_[1] ),
        .O(tx_i_4_n_0));
  LUT6 #(
    .INIT(64'hF00CA000000CA000)) 
    tx_i_5
       (.I0(\data_reg_n_0_[3] ),
        .I1(\data_reg_n_0_[4] ),
        .I2(\counter_reg_n_0_[0] ),
        .I3(\counter_reg_n_0_[1] ),
        .I4(\counter_reg_n_0_[2] ),
        .I5(\data_reg_n_0_[7] ),
        .O(tx_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h44400040)) 
    tx_i_6
       (.I0(\counter_reg_n_0_[1] ),
        .I1(\counter_reg_n_0_[0] ),
        .I2(\data_reg_n_0_[1] ),
        .I3(\counter_reg_n_0_[2] ),
        .I4(\data_reg_n_0_[5] ),
        .O(tx_i_6_n_0));
  FDPE #(
    .INIT(1'b1)) 
    tx_reg
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .D(tx_i_1_n_0),
        .PRE(\counter_reg[7]_0 ),
        .Q(LED_OBUF[1]));
endmodule

module uart_stream_contrl
   (signal_enable_uart,
    signal_start_enable_uart,
    E,
    ADDRARDADDR,
    D,
    write_addres_r_reg,
    S,
    \LED_OBUF_BUFG[7] ,
    LED_OBUF,
    state__0,
    reg_enable_comp,
    \data_reg[8] ,
    Q,
    \data_reg[8]_0 ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[0] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[1] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[2] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[3] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[4] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[5] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[6] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[7] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[8] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[9] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[10] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[11] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[12] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[13] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[14] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[15] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[16] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[17] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[18] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[19] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[20] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[21] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[22] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[23] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[24] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[25] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[26] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[27] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[28] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[29] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[30] ,
    \u_ila_0_signal_data_address_uart_incr_r_reg[31] );
  output signal_enable_uart;
  output signal_start_enable_uart;
  output [0:0]E;
  output [7:0]ADDRARDADDR;
  output [7:0]D;
  input [28:0]write_addres_r_reg;
  input [0:0]S;
  input \LED_OBUF_BUFG[7] ;
  input [1:0]LED_OBUF;
  input state__0;
  input reg_enable_comp;
  input [7:0]\data_reg[8] ;
  input [7:0]Q;
  input [7:0]\data_reg[8]_0 ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[0] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[1] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[2] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[3] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[4] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[5] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[6] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[7] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[8] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[9] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[10] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[11] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[12] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[13] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[14] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[15] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[16] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[17] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[18] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[19] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[20] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[21] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[22] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[23] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[24] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[25] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[26] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[27] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[28] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[29] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[30] ;
  output \u_ila_0_signal_data_address_uart_incr_r_reg[31] ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]LED_OBUF;
  wire \LED_OBUF_BUFG[7] ;
  wire [7:0]Q;
  wire [0:0]S;
  wire [28:0]address_range_1;
  wire address_range_1_carry__0_n_0;
  wire address_range_1_carry__0_n_1;
  wire address_range_1_carry__0_n_2;
  wire address_range_1_carry__0_n_3;
  wire address_range_1_carry__1_n_0;
  wire address_range_1_carry__1_n_1;
  wire address_range_1_carry__1_n_2;
  wire address_range_1_carry__1_n_3;
  wire address_range_1_carry__2_n_0;
  wire address_range_1_carry__2_n_1;
  wire address_range_1_carry__2_n_2;
  wire address_range_1_carry__2_n_3;
  wire address_range_1_carry__3_n_0;
  wire address_range_1_carry__3_n_1;
  wire address_range_1_carry__3_n_2;
  wire address_range_1_carry__3_n_3;
  wire address_range_1_carry__4_n_0;
  wire address_range_1_carry__4_n_1;
  wire address_range_1_carry__4_n_2;
  wire address_range_1_carry__4_n_3;
  wire address_range_1_carry__5_n_0;
  wire address_range_1_carry__5_n_1;
  wire address_range_1_carry__5_n_2;
  wire address_range_1_carry__5_n_3;
  wire address_range_1_carry_n_0;
  wire address_range_1_carry_n_1;
  wire address_range_1_carry_n_2;
  wire address_range_1_carry_n_3;
  wire \data[1]_i_2_n_0 ;
  wire \data[2]_i_2_n_0 ;
  wire \data[3]_i_2_n_0 ;
  wire \data[4]_i_2_n_0 ;
  wire \data[5]_i_2_n_0 ;
  wire \data[6]_i_2_n_0 ;
  wire \data[7]_i_2_n_0 ;
  wire \data[8]_i_3_n_0 ;
  wire [7:0]\data_reg[8] ;
  wire [7:0]\data_reg[8]_0 ;
  wire reg_enable_comp;
  wire signal_data_address_uart_incr_r;
  wire \signal_data_address_uart_incr_r[0]_i_3_n_0 ;
  wire [31:0]signal_data_address_uart_incr_r_reg;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[0]_i_2_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[12]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[16]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[20]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[24]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[28]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[4]_i_1_n_7 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_0 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_1 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_2 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_3 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_4 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_5 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_6 ;
  wire \signal_data_address_uart_incr_r_reg[8]_i_1_n_7 ;
  wire signal_enable_uart;
  wire signal_enable_uart_r1_carry__0_i_1_n_0;
  wire signal_enable_uart_r1_carry__0_i_2_n_0;
  wire signal_enable_uart_r1_carry__0_i_3_n_0;
  wire signal_enable_uart_r1_carry__0_i_4_n_0;
  wire signal_enable_uart_r1_carry__0_i_5_n_0;
  wire signal_enable_uart_r1_carry__0_i_6_n_0;
  wire signal_enable_uart_r1_carry__0_i_7_n_0;
  wire signal_enable_uart_r1_carry__0_i_8_n_0;
  wire signal_enable_uart_r1_carry__0_n_0;
  wire signal_enable_uart_r1_carry__0_n_1;
  wire signal_enable_uart_r1_carry__0_n_2;
  wire signal_enable_uart_r1_carry__0_n_3;
  wire signal_enable_uart_r1_carry__1_i_1_n_0;
  wire signal_enable_uart_r1_carry__1_i_2_n_0;
  wire signal_enable_uart_r1_carry__1_i_3_n_0;
  wire signal_enable_uart_r1_carry__1_i_4_n_0;
  wire signal_enable_uart_r1_carry__1_i_5_n_0;
  wire signal_enable_uart_r1_carry__1_i_6_n_0;
  wire signal_enable_uart_r1_carry__1_i_7_n_0;
  wire signal_enable_uart_r1_carry__1_i_8_n_0;
  wire signal_enable_uart_r1_carry__1_n_0;
  wire signal_enable_uart_r1_carry__1_n_1;
  wire signal_enable_uart_r1_carry__1_n_2;
  wire signal_enable_uart_r1_carry__1_n_3;
  wire signal_enable_uart_r1_carry__2_i_1_n_0;
  wire signal_enable_uart_r1_carry__2_i_2_n_0;
  wire signal_enable_uart_r1_carry__2_i_3_n_0;
  wire signal_enable_uart_r1_carry__2_i_4_n_0;
  wire signal_enable_uart_r1_carry__2_i_5_n_0;
  wire signal_enable_uart_r1_carry__2_i_6_n_0;
  wire signal_enable_uart_r1_carry__2_n_1;
  wire signal_enable_uart_r1_carry__2_n_2;
  wire signal_enable_uart_r1_carry__2_n_3;
  wire signal_enable_uart_r1_carry_i_1_n_0;
  wire signal_enable_uart_r1_carry_i_2_n_0;
  wire signal_enable_uart_r1_carry_i_3_n_0;
  wire signal_enable_uart_r1_carry_i_4_n_0;
  wire signal_enable_uart_r1_carry_i_5_n_0;
  wire signal_enable_uart_r1_carry_i_6_n_0;
  wire signal_enable_uart_r1_carry_i_7_n_0;
  wire signal_enable_uart_r1_carry_i_8_n_0;
  wire signal_enable_uart_r1_carry_n_0;
  wire signal_enable_uart_r1_carry_n_1;
  wire signal_enable_uart_r1_carry_n_2;
  wire signal_enable_uart_r1_carry_n_3;
  wire signal_enable_uart_r_i_1_n_0;
  wire signal_start_enable_uart;
  wire signal_start_enable_uart_r_i_1_n_0;
  wire state__0;
  wire [28:0]write_addres_r_reg;
  wire [3:0]NLW_address_range_1_carry__6_CO_UNCONNECTED;
  wire [3:1]NLW_address_range_1_carry__6_O_UNCONNECTED;
  wire [3:3]\NLW_signal_data_address_uart_incr_r_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_signal_enable_uart_r1_carry_O_UNCONNECTED;
  wire [3:0]NLW_signal_enable_uart_r1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_signal_enable_uart_r1_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_signal_enable_uart_r1_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_signal_enable_uart_r1_carry__2_O_UNCONNECTED;

  assign \u_ila_0_signal_data_address_uart_incr_r_reg[0]  = signal_data_address_uart_incr_r_reg[0];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[10]  = signal_data_address_uart_incr_r_reg[10];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[11]  = signal_data_address_uart_incr_r_reg[11];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[12]  = signal_data_address_uart_incr_r_reg[12];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[13]  = signal_data_address_uart_incr_r_reg[13];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[14]  = signal_data_address_uart_incr_r_reg[14];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[15]  = signal_data_address_uart_incr_r_reg[15];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[16]  = signal_data_address_uart_incr_r_reg[16];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[17]  = signal_data_address_uart_incr_r_reg[17];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[18]  = signal_data_address_uart_incr_r_reg[18];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[19]  = signal_data_address_uart_incr_r_reg[19];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[1]  = signal_data_address_uart_incr_r_reg[1];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[20]  = signal_data_address_uart_incr_r_reg[20];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[21]  = signal_data_address_uart_incr_r_reg[21];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[22]  = signal_data_address_uart_incr_r_reg[22];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[23]  = signal_data_address_uart_incr_r_reg[23];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[24]  = signal_data_address_uart_incr_r_reg[24];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[25]  = signal_data_address_uart_incr_r_reg[25];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[26]  = signal_data_address_uart_incr_r_reg[26];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[27]  = signal_data_address_uart_incr_r_reg[27];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[28]  = signal_data_address_uart_incr_r_reg[28];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[29]  = signal_data_address_uart_incr_r_reg[29];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[2]  = signal_data_address_uart_incr_r_reg[2];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[30]  = signal_data_address_uart_incr_r_reg[30];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[31]  = signal_data_address_uart_incr_r_reg[31];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[3]  = signal_data_address_uart_incr_r_reg[3];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[4]  = signal_data_address_uart_incr_r_reg[4];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[5]  = signal_data_address_uart_incr_r_reg[5];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[6]  = signal_data_address_uart_incr_r_reg[6];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[7]  = signal_data_address_uart_incr_r_reg[7];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[8]  = signal_data_address_uart_incr_r_reg[8];
  assign \u_ila_0_signal_data_address_uart_incr_r_reg[9]  = signal_data_address_uart_incr_r_reg[9];
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry
       (.CI(1'b0),
        .CO({address_range_1_carry_n_0,address_range_1_carry_n_1,address_range_1_carry_n_2,address_range_1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,write_addres_r_reg[1],1'b0}),
        .O(address_range_1[3:0]),
        .S({write_addres_r_reg[3:2],S,write_addres_r_reg[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__0
       (.CI(address_range_1_carry_n_0),
        .CO({address_range_1_carry__0_n_0,address_range_1_carry__0_n_1,address_range_1_carry__0_n_2,address_range_1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[7:4]),
        .S(write_addres_r_reg[7:4]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__1
       (.CI(address_range_1_carry__0_n_0),
        .CO({address_range_1_carry__1_n_0,address_range_1_carry__1_n_1,address_range_1_carry__1_n_2,address_range_1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[11:8]),
        .S(write_addres_r_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__2
       (.CI(address_range_1_carry__1_n_0),
        .CO({address_range_1_carry__2_n_0,address_range_1_carry__2_n_1,address_range_1_carry__2_n_2,address_range_1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[15:12]),
        .S(write_addres_r_reg[15:12]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__3
       (.CI(address_range_1_carry__2_n_0),
        .CO({address_range_1_carry__3_n_0,address_range_1_carry__3_n_1,address_range_1_carry__3_n_2,address_range_1_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[19:16]),
        .S(write_addres_r_reg[19:16]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__4
       (.CI(address_range_1_carry__3_n_0),
        .CO({address_range_1_carry__4_n_0,address_range_1_carry__4_n_1,address_range_1_carry__4_n_2,address_range_1_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[23:20]),
        .S(write_addres_r_reg[23:20]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__5
       (.CI(address_range_1_carry__4_n_0),
        .CO({address_range_1_carry__5_n_0,address_range_1_carry__5_n_1,address_range_1_carry__5_n_2,address_range_1_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(address_range_1[27:24]),
        .S(write_addres_r_reg[27:24]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 address_range_1_carry__6
       (.CI(address_range_1_carry__5_n_0),
        .CO(NLW_address_range_1_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_address_range_1_carry__6_O_UNCONNECTED[3:1],address_range_1[28]}),
        .S({1'b0,1'b0,1'b0,write_addres_r_reg[28]}));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \counter[7]_i_1 
       (.I0(signal_start_enable_uart),
        .I1(state__0),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \data[1]_i_1 
       (.I0(\data_reg[8] [0]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(\data[1]_i_2_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000220030FF)) 
    \data[1]_i_2 
       (.I0(Q[0]),
        .I1(signal_data_address_uart_incr_r_reg[2]),
        .I2(\data_reg[8]_0 [0]),
        .I3(signal_data_address_uart_incr_r_reg[0]),
        .I4(signal_data_address_uart_incr_r_reg[1]),
        .I5(state__0),
        .O(\data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    \data[2]_i_1 
       (.I0(\data[2]_i_2_n_0 ),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(\data_reg[8]_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h5450444041414141)) 
    \data[2]_i_2 
       (.I0(state__0),
        .I1(signal_data_address_uart_incr_r_reg[1]),
        .I2(signal_data_address_uart_incr_r_reg[2]),
        .I3(Q[1]),
        .I4(\data_reg[8] [1]),
        .I5(signal_data_address_uart_incr_r_reg[0]),
        .O(\data[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \data[3]_i_1 
       (.I0(\data_reg[8] [2]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(\data[3]_i_2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000000AF0FC0)) 
    \data[3]_i_2 
       (.I0(Q[2]),
        .I1(\data_reg[8]_0 [2]),
        .I2(signal_data_address_uart_incr_r_reg[0]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(signal_data_address_uart_incr_r_reg[1]),
        .I5(state__0),
        .O(\data[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \data[4]_i_1 
       (.I0(\data[4]_i_2_n_0 ),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[0]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h00EF00EC00E300E0)) 
    \data[4]_i_2 
       (.I0(Q[3]),
        .I1(signal_data_address_uart_incr_r_reg[2]),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(state__0),
        .I4(\data_reg[8]_0 [3]),
        .I5(\data_reg[8] [3]),
        .O(\data[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \data[5]_i_1 
       (.I0(\data_reg[8] [4]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(\data[5]_i_2_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h000000CF00000FAF)) 
    \data[5]_i_2 
       (.I0(\data_reg[8]_0 [4]),
        .I1(Q[4]),
        .I2(signal_data_address_uart_incr_r_reg[0]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(state__0),
        .I5(signal_data_address_uart_incr_r_reg[1]),
        .O(\data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[6]_i_1 
       (.I0(state__0),
        .I1(signal_data_address_uart_incr_r_reg[1]),
        .I2(signal_data_address_uart_incr_r_reg[2]),
        .I3(\data_reg[8] [5]),
        .I4(signal_data_address_uart_incr_r_reg[0]),
        .I5(\data[6]_i_2_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'h0023000000200000)) 
    \data[6]_i_2 
       (.I0(Q[5]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(signal_data_address_uart_incr_r_reg[0]),
        .I5(\data_reg[8]_0 [5]),
        .O(\data[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0200)) 
    \data[7]_i_1 
       (.I0(\data_reg[8] [6]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(\data[7]_i_2_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h000000CF00000FAF)) 
    \data[7]_i_2 
       (.I0(\data_reg[8]_0 [6]),
        .I1(Q[6]),
        .I2(signal_data_address_uart_incr_r_reg[0]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(state__0),
        .I5(signal_data_address_uart_incr_r_reg[1]),
        .O(\data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF10000000)) 
    \data[8]_i_2 
       (.I0(state__0),
        .I1(signal_data_address_uart_incr_r_reg[1]),
        .I2(signal_data_address_uart_incr_r_reg[2]),
        .I3(\data_reg[8] [7]),
        .I4(signal_data_address_uart_incr_r_reg[0]),
        .I5(\data[8]_i_3_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0023000000200000)) 
    \data[8]_i_3 
       (.I0(Q[7]),
        .I1(state__0),
        .I2(signal_data_address_uart_incr_r_reg[1]),
        .I3(signal_data_address_uart_incr_r_reg[2]),
        .I4(signal_data_address_uart_incr_r_reg[0]),
        .I5(\data_reg[8]_0 [7]),
        .O(\data[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_2
       (.I0(write_addres_r_reg[7]),
        .I1(signal_data_address_uart_incr_r_reg[10]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[7]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_3
       (.I0(write_addres_r_reg[6]),
        .I1(signal_data_address_uart_incr_r_reg[9]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[6]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_4
       (.I0(write_addres_r_reg[5]),
        .I1(signal_data_address_uart_incr_r_reg[8]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[5]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_5
       (.I0(write_addres_r_reg[4]),
        .I1(signal_data_address_uart_incr_r_reg[7]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[4]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_6
       (.I0(write_addres_r_reg[3]),
        .I1(signal_data_address_uart_incr_r_reg[6]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[3]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_7
       (.I0(write_addres_r_reg[2]),
        .I1(signal_data_address_uart_incr_r_reg[5]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[2]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_8
       (.I0(write_addres_r_reg[1]),
        .I1(signal_data_address_uart_incr_r_reg[4]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[1]));
  LUT4 #(
    .INIT(16'h0AC0)) 
    memory_reg_i_9
       (.I0(write_addres_r_reg[0]),
        .I1(signal_data_address_uart_incr_r_reg[3]),
        .I2(signal_enable_uart),
        .I3(reg_enable_comp),
        .O(ADDRARDADDR[0]));
  LUT4 #(
    .INIT(16'h0800)) 
    \signal_data_address_uart_incr_r[0]_i_1 
       (.I0(signal_enable_uart),
        .I1(signal_enable_uart_r1_carry__2_n_1),
        .I2(LED_OBUF[1]),
        .I3(signal_start_enable_uart),
        .O(signal_data_address_uart_incr_r));
  LUT1 #(
    .INIT(2'h1)) 
    \signal_data_address_uart_incr_r[0]_i_3 
       (.I0(signal_data_address_uart_incr_r_reg[0]),
        .O(\signal_data_address_uart_incr_r[0]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[0] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[0]_i_2_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\signal_data_address_uart_incr_r_reg[0]_i_2_n_0 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_1 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_2 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\signal_data_address_uart_incr_r_reg[0]_i_2_n_4 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_5 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_6 ,\signal_data_address_uart_incr_r_reg[0]_i_2_n_7 }),
        .S({signal_data_address_uart_incr_r_reg[3:1],\signal_data_address_uart_incr_r[0]_i_3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[10] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[8]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[11] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[8]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[12] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[12]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[12]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[12]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[8]_i_1_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[12]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[12]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[12]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[15:12]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[13] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[12]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[14] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[12]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[15] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[12]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[16] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[16]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[16]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[16]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[12]_i_1_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[16]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[16]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[16]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[19:16]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[17] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[16]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[18] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[16]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[19] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[16]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[1] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[0]_i_2_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[20] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[20]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[20]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[20]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[16]_i_1_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[20]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[20]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[20]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[23:20]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[21] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[20]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[21]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[22] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[20]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[22]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[23] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[20]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[23]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[24] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[24]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[24]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[24]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[20]_i_1_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[24]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[24]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[24]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[27:24]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[25] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[24]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[25]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[26] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[24]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[26]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[27] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[24]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[27]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[28] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[28]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[28]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[28]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[24]_i_1_n_0 ),
        .CO({\NLW_signal_data_address_uart_incr_r_reg[28]_i_1_CO_UNCONNECTED [3],\signal_data_address_uart_incr_r_reg[28]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[28]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[28]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[28]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[28]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[28]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[31:28]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[29] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[28]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[29]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[2] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[0]_i_2_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[30] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[28]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[30]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[31] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[28]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[31]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[3] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[0]_i_2_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[4] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[4]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[4]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[0]_i_2_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[4]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[4]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[4]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[5] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[4]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[6] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[4]_i_1_n_5 ),
        .Q(signal_data_address_uart_incr_r_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[7] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[4]_i_1_n_4 ),
        .Q(signal_data_address_uart_incr_r_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[8] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[8]_i_1_n_7 ),
        .Q(signal_data_address_uart_incr_r_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \signal_data_address_uart_incr_r_reg[8]_i_1 
       (.CI(\signal_data_address_uart_incr_r_reg[4]_i_1_n_0 ),
        .CO({\signal_data_address_uart_incr_r_reg[8]_i_1_n_0 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_1 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_2 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\signal_data_address_uart_incr_r_reg[8]_i_1_n_4 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_5 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_6 ,\signal_data_address_uart_incr_r_reg[8]_i_1_n_7 }),
        .S(signal_data_address_uart_incr_r_reg[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \signal_data_address_uart_incr_r_reg[9] 
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(signal_data_address_uart_incr_r),
        .CLR(LED_OBUF[0]),
        .D(\signal_data_address_uart_incr_r_reg[8]_i_1_n_6 ),
        .Q(signal_data_address_uart_incr_r_reg[9]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 signal_enable_uart_r1_carry
       (.CI(1'b0),
        .CO({signal_enable_uart_r1_carry_n_0,signal_enable_uart_r1_carry_n_1,signal_enable_uart_r1_carry_n_2,signal_enable_uart_r1_carry_n_3}),
        .CYINIT(1'b0),
        .DI({signal_enable_uart_r1_carry_i_1_n_0,signal_enable_uart_r1_carry_i_2_n_0,signal_enable_uart_r1_carry_i_3_n_0,signal_enable_uart_r1_carry_i_4_n_0}),
        .O(NLW_signal_enable_uart_r1_carry_O_UNCONNECTED[3:0]),
        .S({signal_enable_uart_r1_carry_i_5_n_0,signal_enable_uart_r1_carry_i_6_n_0,signal_enable_uart_r1_carry_i_7_n_0,signal_enable_uart_r1_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 signal_enable_uart_r1_carry__0
       (.CI(signal_enable_uart_r1_carry_n_0),
        .CO({signal_enable_uart_r1_carry__0_n_0,signal_enable_uart_r1_carry__0_n_1,signal_enable_uart_r1_carry__0_n_2,signal_enable_uart_r1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({signal_enable_uart_r1_carry__0_i_1_n_0,signal_enable_uart_r1_carry__0_i_2_n_0,signal_enable_uart_r1_carry__0_i_3_n_0,signal_enable_uart_r1_carry__0_i_4_n_0}),
        .O(NLW_signal_enable_uart_r1_carry__0_O_UNCONNECTED[3:0]),
        .S({signal_enable_uart_r1_carry__0_i_5_n_0,signal_enable_uart_r1_carry__0_i_6_n_0,signal_enable_uart_r1_carry__0_i_7_n_0,signal_enable_uart_r1_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__0_i_1
       (.I0(address_range_1[14]),
        .I1(signal_data_address_uart_incr_r_reg[17]),
        .I2(address_range_1[13]),
        .I3(signal_data_address_uart_incr_r_reg[16]),
        .O(signal_enable_uart_r1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__0_i_2
       (.I0(address_range_1[12]),
        .I1(signal_data_address_uart_incr_r_reg[15]),
        .I2(address_range_1[11]),
        .I3(signal_data_address_uart_incr_r_reg[14]),
        .O(signal_enable_uart_r1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__0_i_3
       (.I0(address_range_1[10]),
        .I1(signal_data_address_uart_incr_r_reg[13]),
        .I2(address_range_1[9]),
        .I3(signal_data_address_uart_incr_r_reg[12]),
        .O(signal_enable_uart_r1_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__0_i_4
       (.I0(address_range_1[8]),
        .I1(signal_data_address_uart_incr_r_reg[11]),
        .I2(address_range_1[7]),
        .I3(signal_data_address_uart_incr_r_reg[10]),
        .O(signal_enable_uart_r1_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__0_i_5
       (.I0(signal_data_address_uart_incr_r_reg[17]),
        .I1(address_range_1[14]),
        .I2(signal_data_address_uart_incr_r_reg[16]),
        .I3(address_range_1[13]),
        .O(signal_enable_uart_r1_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__0_i_6
       (.I0(signal_data_address_uart_incr_r_reg[15]),
        .I1(address_range_1[12]),
        .I2(signal_data_address_uart_incr_r_reg[14]),
        .I3(address_range_1[11]),
        .O(signal_enable_uart_r1_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__0_i_7
       (.I0(signal_data_address_uart_incr_r_reg[13]),
        .I1(address_range_1[10]),
        .I2(signal_data_address_uart_incr_r_reg[12]),
        .I3(address_range_1[9]),
        .O(signal_enable_uart_r1_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__0_i_8
       (.I0(signal_data_address_uart_incr_r_reg[11]),
        .I1(address_range_1[8]),
        .I2(signal_data_address_uart_incr_r_reg[10]),
        .I3(address_range_1[7]),
        .O(signal_enable_uart_r1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 signal_enable_uart_r1_carry__1
       (.CI(signal_enable_uart_r1_carry__0_n_0),
        .CO({signal_enable_uart_r1_carry__1_n_0,signal_enable_uart_r1_carry__1_n_1,signal_enable_uart_r1_carry__1_n_2,signal_enable_uart_r1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({signal_enable_uart_r1_carry__1_i_1_n_0,signal_enable_uart_r1_carry__1_i_2_n_0,signal_enable_uart_r1_carry__1_i_3_n_0,signal_enable_uart_r1_carry__1_i_4_n_0}),
        .O(NLW_signal_enable_uart_r1_carry__1_O_UNCONNECTED[3:0]),
        .S({signal_enable_uart_r1_carry__1_i_5_n_0,signal_enable_uart_r1_carry__1_i_6_n_0,signal_enable_uart_r1_carry__1_i_7_n_0,signal_enable_uart_r1_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__1_i_1
       (.I0(address_range_1[22]),
        .I1(signal_data_address_uart_incr_r_reg[25]),
        .I2(address_range_1[21]),
        .I3(signal_data_address_uart_incr_r_reg[24]),
        .O(signal_enable_uart_r1_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__1_i_2
       (.I0(address_range_1[20]),
        .I1(signal_data_address_uart_incr_r_reg[23]),
        .I2(address_range_1[19]),
        .I3(signal_data_address_uart_incr_r_reg[22]),
        .O(signal_enable_uart_r1_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__1_i_3
       (.I0(address_range_1[18]),
        .I1(signal_data_address_uart_incr_r_reg[21]),
        .I2(address_range_1[17]),
        .I3(signal_data_address_uart_incr_r_reg[20]),
        .O(signal_enable_uart_r1_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__1_i_4
       (.I0(address_range_1[16]),
        .I1(signal_data_address_uart_incr_r_reg[19]),
        .I2(address_range_1[15]),
        .I3(signal_data_address_uart_incr_r_reg[18]),
        .O(signal_enable_uart_r1_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__1_i_5
       (.I0(signal_data_address_uart_incr_r_reg[25]),
        .I1(address_range_1[22]),
        .I2(signal_data_address_uart_incr_r_reg[24]),
        .I3(address_range_1[21]),
        .O(signal_enable_uart_r1_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__1_i_6
       (.I0(signal_data_address_uart_incr_r_reg[23]),
        .I1(address_range_1[20]),
        .I2(signal_data_address_uart_incr_r_reg[22]),
        .I3(address_range_1[19]),
        .O(signal_enable_uart_r1_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__1_i_7
       (.I0(signal_data_address_uart_incr_r_reg[21]),
        .I1(address_range_1[18]),
        .I2(signal_data_address_uart_incr_r_reg[20]),
        .I3(address_range_1[17]),
        .O(signal_enable_uart_r1_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__1_i_8
       (.I0(signal_data_address_uart_incr_r_reg[19]),
        .I1(address_range_1[16]),
        .I2(signal_data_address_uart_incr_r_reg[18]),
        .I3(address_range_1[15]),
        .O(signal_enable_uart_r1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 signal_enable_uart_r1_carry__2
       (.CI(signal_enable_uart_r1_carry__1_n_0),
        .CO({NLW_signal_enable_uart_r1_carry__2_CO_UNCONNECTED[3],signal_enable_uart_r1_carry__2_n_1,signal_enable_uart_r1_carry__2_n_2,signal_enable_uart_r1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,signal_enable_uart_r1_carry__2_i_1_n_0,signal_enable_uart_r1_carry__2_i_2_n_0,signal_enable_uart_r1_carry__2_i_3_n_0}),
        .O(NLW_signal_enable_uart_r1_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,signal_enable_uart_r1_carry__2_i_4_n_0,signal_enable_uart_r1_carry__2_i_5_n_0,signal_enable_uart_r1_carry__2_i_6_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__2_i_1
       (.I0(address_range_1[28]),
        .I1(signal_data_address_uart_incr_r_reg[31]),
        .I2(address_range_1[27]),
        .I3(signal_data_address_uart_incr_r_reg[30]),
        .O(signal_enable_uart_r1_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__2_i_2
       (.I0(address_range_1[26]),
        .I1(signal_data_address_uart_incr_r_reg[29]),
        .I2(address_range_1[25]),
        .I3(signal_data_address_uart_incr_r_reg[28]),
        .O(signal_enable_uart_r1_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry__2_i_3
       (.I0(address_range_1[24]),
        .I1(signal_data_address_uart_incr_r_reg[27]),
        .I2(address_range_1[23]),
        .I3(signal_data_address_uart_incr_r_reg[26]),
        .O(signal_enable_uart_r1_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__2_i_4
       (.I0(signal_data_address_uart_incr_r_reg[31]),
        .I1(address_range_1[28]),
        .I2(signal_data_address_uart_incr_r_reg[30]),
        .I3(address_range_1[27]),
        .O(signal_enable_uart_r1_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__2_i_5
       (.I0(signal_data_address_uart_incr_r_reg[29]),
        .I1(address_range_1[26]),
        .I2(signal_data_address_uart_incr_r_reg[28]),
        .I3(address_range_1[25]),
        .O(signal_enable_uart_r1_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry__2_i_6
       (.I0(signal_data_address_uart_incr_r_reg[27]),
        .I1(address_range_1[24]),
        .I2(signal_data_address_uart_incr_r_reg[26]),
        .I3(address_range_1[23]),
        .O(signal_enable_uart_r1_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry_i_1
       (.I0(address_range_1[6]),
        .I1(signal_data_address_uart_incr_r_reg[9]),
        .I2(address_range_1[5]),
        .I3(signal_data_address_uart_incr_r_reg[8]),
        .O(signal_enable_uart_r1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry_i_2
       (.I0(address_range_1[4]),
        .I1(signal_data_address_uart_incr_r_reg[7]),
        .I2(address_range_1[3]),
        .I3(signal_data_address_uart_incr_r_reg[6]),
        .O(signal_enable_uart_r1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    signal_enable_uart_r1_carry_i_3
       (.I0(address_range_1[2]),
        .I1(signal_data_address_uart_incr_r_reg[5]),
        .I2(address_range_1[1]),
        .I3(signal_data_address_uart_incr_r_reg[4]),
        .O(signal_enable_uart_r1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    signal_enable_uart_r1_carry_i_4
       (.I0(address_range_1[0]),
        .I1(signal_data_address_uart_incr_r_reg[3]),
        .O(signal_enable_uart_r1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry_i_5
       (.I0(signal_data_address_uart_incr_r_reg[9]),
        .I1(address_range_1[6]),
        .I2(signal_data_address_uart_incr_r_reg[8]),
        .I3(address_range_1[5]),
        .O(signal_enable_uart_r1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry_i_6
       (.I0(signal_data_address_uart_incr_r_reg[7]),
        .I1(address_range_1[4]),
        .I2(signal_data_address_uart_incr_r_reg[6]),
        .I3(address_range_1[3]),
        .O(signal_enable_uart_r1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    signal_enable_uart_r1_carry_i_7
       (.I0(signal_data_address_uart_incr_r_reg[5]),
        .I1(address_range_1[2]),
        .I2(signal_data_address_uart_incr_r_reg[4]),
        .I3(address_range_1[1]),
        .O(signal_enable_uart_r1_carry_i_7_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    signal_enable_uart_r1_carry_i_8
       (.I0(signal_data_address_uart_incr_r_reg[2]),
        .I1(signal_data_address_uart_incr_r_reg[3]),
        .I2(address_range_1[0]),
        .O(signal_enable_uart_r1_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hCC8C)) 
    signal_enable_uart_r_i_1
       (.I0(signal_enable_uart_r1_carry__2_n_1),
        .I1(signal_enable_uart),
        .I2(signal_start_enable_uart),
        .I3(LED_OBUF[1]),
        .O(signal_enable_uart_r_i_1_n_0));
  FDPE #(
    .INIT(1'b0)) 
    signal_enable_uart_r_reg
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .D(signal_enable_uart_r_i_1_n_0),
        .PRE(LED_OBUF[0]),
        .Q(signal_enable_uart));
  LUT5 #(
    .INIT(32'hBBFB0044)) 
    signal_start_enable_uart_r_i_1
       (.I0(LED_OBUF[0]),
        .I1(signal_enable_uart),
        .I2(signal_enable_uart_r1_carry__2_n_1),
        .I3(LED_OBUF[1]),
        .I4(signal_start_enable_uart),
        .O(signal_start_enable_uart_r_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    signal_start_enable_uart_r_reg
       (.C(\LED_OBUF_BUFG[7] ),
        .CE(1'b1),
        .D(signal_start_enable_uart_r_i_1_n_0),
        .Q(signal_start_enable_uart),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
