#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Jun 03 16:09:58 2023
# Process ID: 11488
# Log file: D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/vivado.log
# Journal file: D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study/Grade3/hardware/REAL/IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/softwares/Vivado/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 813.270 ; gain = 229.246
open_bd_design {D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:user:UART_LITE_TX:1.0 - UART_LITE_TX_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
ipx::edit_ip_in_project -upgrade true -name UART_LITE_TX_v1_0_project -directory D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.tmp/UART_LITE_TX_v1_0_project d:/study/Grade3/hardware/REAL/IP/ip_repo/UART_LITE_TX/UART_LITE_TX_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/study/grade3/hardware/real/tts/tts_ip_lite/project_1/project_1.tmp/uart_lite_tx_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/softwares/Vivado/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/study/Grade3/hardware/REAL/IP/ip_repo'.
update_compile_order -fileset sim_1
close_project
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source d:/study/grade3/hardware/real/tts/tts_ip_lite/project_1/project_1.tmp/uart_lite_tx_v1_0_project/UART_LITE_TX_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 310253985 -regid "" -xml d:/study/grade3/hardware/real/tts/tts_ip_lite/project_1/project_1.tmp/uart_lite_tx_v1_0_project/UA..."
    (file "d:/study/grade3/hardware/real/tts/tts_ip_lite/project_1/project_1.tmp/uart_lite_tx_v1_0_project/UART_LITE_TX_v1_0_project.hw/webtalk/labtool_webtalk.t..." line 26)
INFO: [Common 17-206] Exiting Webtalk at Sat Jun 03 16:10:55 2023...
regenerate_bd_layout
launch_sdk -workspace D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.sdk -hwspec D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.sdk -hwspec D:/study/Grade3/hardware/REAL/TTS/TTS_IP_LITE/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 03 16:32:18 2023...
