Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:16:15 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square9/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  81          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (81)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (9)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (81)
-------------------------
 There are 81 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src1_reg[0]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src1_reg[0]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

src0_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   94          inf        0.000                      0                   94           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.247ns (50.720%)  route 4.126ns (49.280%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.874     1.187    compressor/comp/gpc0/lut6_2_inst2/I0
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst2/LUT6/I0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.211     1.398 r  compressor/comp/gpc0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.398    compressor/comp/gpc0/lut6_2_inst2_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.684 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.868     2.552    compressor/comp/gpc21/lut6_2_inst2/I4
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut6_2_inst2/LUT6/I4
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.097     2.649 r  compressor/comp/gpc21/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.649    compressor/comp/gpc21/lut6_2_inst2_n_1
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[2]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.950 r  compressor/comp/gpc21/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.922     3.873    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[4]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     3.970 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.970    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[6]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[2]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.271 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.271    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[7]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     4.505 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/O[3]
                         net (fo=1, routed)           1.461     5.966    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     8.373 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.373    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.276ns  (logic 4.211ns (50.880%)  route 4.065ns (49.120%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.874     1.187    compressor/comp/gpc0/lut6_2_inst2/I0
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst2/LUT6/I0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.211     1.398 r  compressor/comp/gpc0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.398    compressor/comp/gpc0/lut6_2_inst2_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.684 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.868     2.552    compressor/comp/gpc21/lut6_2_inst2/I4
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut6_2_inst2/LUT6/I4
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.097     2.649 r  compressor/comp/gpc21/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.649    compressor/comp/gpc21/lut6_2_inst2_n_1
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[2]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.950 r  compressor/comp/gpc21/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.922     3.873    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[4]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     3.970 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.970    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[6]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[2]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.271 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.271    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[7]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     4.452 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/O[2]
                         net (fo=1, routed)           1.400     5.852    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     8.276 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.276    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 3.967ns (48.175%)  route 4.268ns (51.825%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.874     1.187    compressor/comp/gpc0/lut6_2_inst2/I0
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst2/LUT6/I0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.211     1.398 r  compressor/comp/gpc0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.398    compressor/comp/gpc0/lut6_2_inst2_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.684 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.868     2.552    compressor/comp/gpc21/lut6_2_inst2/I4
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut6_2_inst2/LUT6/I4
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.097     2.649 r  compressor/comp/gpc21/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.649    compressor/comp/gpc21/lut6_2_inst2_n_1
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[2]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.950 r  compressor/comp/gpc21/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.922     3.873    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[4]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     3.970 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.970    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[6]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[2]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.271 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.271    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[7]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     4.360 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CO[3]
                         net (fo=1, routed)           1.603     5.963    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.272     8.235 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.235    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.101ns  (logic 4.241ns (52.354%)  route 3.860ns (47.646%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.874     1.187    compressor/comp/gpc0/lut6_2_inst2/I0
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst2/LUT6/I0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.211     1.398 r  compressor/comp/gpc0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.398    compressor/comp/gpc0/lut6_2_inst2_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.684 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.868     2.552    compressor/comp/gpc21/lut6_2_inst2/I4
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut6_2_inst2/LUT6/I4
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.097     2.649 r  compressor/comp/gpc21/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.649    compressor/comp/gpc21/lut6_2_inst2_n_1
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[2]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.950 r  compressor/comp/gpc21/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.922     3.873    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[4]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     3.970 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.970    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[6]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[2]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.271 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.271    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[7]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.501 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/O[1]
                         net (fo=1, routed)           1.195     5.696    dst9_OBUF[0]
    T11                                                               r  dst9_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.405     8.101 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.101    dst9[0]
    T11                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.173ns (51.965%)  route 3.857ns (48.035%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src2_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  src2_reg[4]/Q
                         net (fo=5, routed)           0.874     1.187    compressor/comp/gpc0/lut6_2_inst2/I0
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst2/LUT6/I0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.211     1.398 r  compressor/comp/gpc0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.398    compressor/comp/gpc0/lut6_2_inst2_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[2]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286     1.684 r  compressor/comp/gpc0/carry4_inst0/CO[3]
                         net (fo=4, routed)           0.868     2.552    compressor/comp/gpc21/lut6_2_inst2/I4
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut6_2_inst2/LUT6/I4
    SLICE_X1Y58          LUT6 (Prop_lut6_I4_O)        0.097     2.649 r  compressor/comp/gpc21/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     2.649    compressor/comp/gpc21/lut6_2_inst2_n_1
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[2]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.950 r  compressor/comp/gpc21/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.922     3.873    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[4]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.097     3.970 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop6/O
                         net (fo=1, routed)           0.000     3.970    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[6]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[2]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     4.271 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     4.271    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[7]
    SLICE_X0Y61                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/CI
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     4.430 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst2/O[0]
                         net (fo=1, routed)           1.193     5.622    dst8_OBUF[0]
    U11                                                               r  dst8_OBUF[0]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.408     8.031 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.031    dst8[0]
    U11                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.978ns  (logic 4.529ns (56.764%)  route 3.449ns (43.236%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.873     1.214    compressor/comp/gpc1/lut6_2_inst0/I1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.311 r  compressor/comp/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.311    compressor/comp/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.614 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.690     2.304    compressor/comp/gpc21/dst[0]
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut4_prop1/I2
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.225     2.529 r  compressor/comp/gpc21/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.529    compressor/comp/gpc21/lut4_prop1_n_0
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[1]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.006 r  compressor/comp/gpc21/carry4_inst0/O[3]
                         net (fo=2, routed)           0.597     3.603    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop5/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.234     3.837 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop5/O
                         net (fo=1, routed)           0.000     3.837    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[5]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.269 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/O[2]
                         net (fo=1, routed)           1.289     5.558    dst6_OBUF[0]
    V12                                                               r  dst6_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.420     7.978 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.978    dst6[0]
    V12                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.960ns  (logic 4.586ns (57.608%)  route 3.374ns (42.392%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.873     1.214    compressor/comp/gpc1/lut6_2_inst0/I1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.311 r  compressor/comp/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.311    compressor/comp/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     1.614 r  compressor/comp/gpc1/carry4_inst0/O[1]
                         net (fo=4, routed)           0.690     2.304    compressor/comp/gpc21/dst[0]
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/lut4_prop1/I2
    SLICE_X1Y58          LUT4 (Prop_lut4_I2_O)        0.225     2.529 r  compressor/comp/gpc21/lut4_prop1/O
                         net (fo=1, routed)           0.000     2.529    compressor/comp/gpc21/lut4_prop1_n_0
    SLICE_X1Y58                                                       r  compressor/comp/gpc21/carry4_inst0/S[1]
    SLICE_X1Y58          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.006 r  compressor/comp/gpc21/carry4_inst0/O[3]
                         net (fo=2, routed)           0.597     3.603    compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_gene6_0[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop5/I1
    SLICE_X0Y60          LUT2 (Prop_lut2_I1_O)        0.234     3.837 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop5/O
                         net (fo=1, routed)           0.000     3.837    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[5]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/S[1]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     4.314 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/O[3]
                         net (fo=1, routed)           1.214     5.528    dst7_OBUF[0]
    U12                                                               r  dst7_OBUF[0]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.432     7.960 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.960    dst7[0]
    U12                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst5[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.465ns (57.574%)  route 3.290ns (42.426%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.873     1.214    compressor/comp/gpc1/lut6_2_inst0/I1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.311 r  compressor/comp/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.311    compressor/comp/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.498 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.524     2.023    compressor/comp/gpc20/lut6_2_inst1/I3
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/lut6_2_inst1/LUT6/I3
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.224     2.247 r  compressor/comp/gpc20/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.247    compressor/comp/gpc20/lut6_2_inst1_n_1
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/carry4_inst0/S[1]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.679 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=2, routed)           0.589     3.267    compressor/ra/ra/rowadder_0/cascade_fa_12/dst[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop2/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     3.497 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.497    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[2]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/S[2]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.798 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.798    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     4.028 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/O[1]
                         net (fo=1, routed)           1.304     5.332    dst5_OBUF[0]
    V10                                                               r  dst5_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.423     7.756 r  dst5_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.756    dst5[0]
    V10                                                               r  dst5[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 4.383ns (56.898%)  route 3.320ns (43.102%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE                         0.000     0.000 r  src1_reg[3]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src1_reg[3]/Q
                         net (fo=5, routed)           0.873     1.214    compressor/comp/gpc1/lut6_2_inst0/I1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/lut6_2_inst0/LUT6/I1
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.097     1.311 r  compressor/comp/gpc1/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.311    compressor/comp/gpc1/lut6_2_inst0_n_1
    SLICE_X1Y60                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.498 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           0.524     2.023    compressor/comp/gpc20/lut6_2_inst1/I3
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/lut6_2_inst1/LUT6/I3
    SLICE_X1Y59          LUT6 (Prop_lut6_I3_O)        0.224     2.247 r  compressor/comp/gpc20/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.247    compressor/comp/gpc20/lut6_2_inst1_n_1
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/carry4_inst0/S[1]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     2.679 r  compressor/comp/gpc20/carry4_inst0/O[2]
                         net (fo=2, routed)           0.589     3.267    compressor/ra/ra/rowadder_0/cascade_fa_12/dst[1]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop2/I1
    SLICE_X0Y59          LUT2 (Prop_lut2_I1_O)        0.230     3.497 r  compressor/ra/ra/rowadder_0/cascade_fa_12/lut2_prop2/O
                         net (fo=1, routed)           0.000     3.497    compressor/ra/ra/rowadder_0/cascade_fa_12/prop[2]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/S[2]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     3.798 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.798    compressor/ra/ra/rowadder_0/cascade_fa_12/carryout[3]
    SLICE_X0Y60                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/CI
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.957 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst1/O[0]
                         net (fo=1, routed)           1.334     5.291    dst4_OBUF[0]
    V11                                                               r  dst4_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.412     7.704 r  dst4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.704    dst4[0]
    V11                                                               r  dst4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.499ns  (logic 4.201ns (56.013%)  route 3.299ns (43.987%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.766     1.107    compressor/comp/gpc0/lut6_2_inst0/I3
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/lut6_2_inst0/LUT6/I3
    SLICE_X2Y59          LUT6 (Prop_lut6_I3_O)        0.097     1.204 r  compressor/comp/gpc0/lut6_2_inst0/LUT6/O
                         net (fo=1, routed)           0.000     1.204    compressor/comp/gpc0/lut6_2_inst0_n_1
    SLICE_X2Y59                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X2Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.190     1.394 r  compressor/comp/gpc0/carry4_inst0/O[0]
                         net (fo=2, routed)           0.581     1.975    compressor/comp/gpc20/src0[2]
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/lut2_prop0/I1
    SLICE_X1Y59          LUT2 (Prop_lut2_I1_O)        0.209     2.184 r  compressor/comp/gpc20/lut2_prop0/O
                         net (fo=1, routed)           0.000     2.184    compressor/comp/gpc20/lut2_prop0_n_0
    SLICE_X1Y59                                                       r  compressor/comp/gpc20/carry4_inst0/S[0]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     2.487 r  compressor/comp/gpc20/carry4_inst0/O[1]
                         net (fo=1, routed)           0.613     3.100    compressor/ra/ra/rowadder_0/cascade_fa_12/dst[0]
    SLICE_X0Y59                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/S[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.657     3.757 r  compressor/ra/ra/rowadder_0/cascade_fa_12/carry4_inst0/O[2]
                         net (fo=1, routed)           1.338     5.096    dst2_OBUF[0]
    V14                                                               r  dst2_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     7.499 r  dst2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.499    dst2[0]
    V14                                                               r  dst2[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.089%)  route 0.106ns (42.911%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[5]/Q
                         net (fo=2, routed)           0.106     0.247    src0[5]
    SLICE_X0Y58          FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.784%)  route 0.107ns (43.216%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src6_reg[7]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src6_reg[7]/Q
                         net (fo=3, routed)           0.107     0.248    src6[7]
    SLICE_X3Y62          FDRE                                         r  src6_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.491%)  route 0.109ns (43.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE                         0.000     0.000 r  src0_reg[4]/C
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[4]/Q
                         net (fo=5, routed)           0.109     0.250    src0[4]
    SLICE_X3Y59          FDRE                                         r  src0_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src4_reg[6]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[6]/Q
                         net (fo=2, routed)           0.122     0.250    src4[6]
    SLICE_X3Y61          FDRE                                         r  src4_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.239%)  route 0.122ns (48.761%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  src8_reg[4]/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[4]/Q
                         net (fo=5, routed)           0.122     0.250    src8[4]
    SLICE_X0Y63          FDRE                                         r  src8_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.850%)  route 0.111ns (44.151%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[2]/Q
                         net (fo=3, routed)           0.111     0.252    src4[2]
    SLICE_X3Y61          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src7_reg[3]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[3]/Q
                         net (fo=7, routed)           0.126     0.254    src7[3]
    SLICE_X0Y62          FDRE                                         r  src7_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.051%)  route 0.128ns (49.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE                         0.000     0.000 r  src7_reg[4]/C
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src7_reg[4]/Q
                         net (fo=7, routed)           0.128     0.256    src7[4]
    SLICE_X3Y62          FDRE                                         r  src7_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.361%)  route 0.118ns (45.639%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE                         0.000     0.000 r  src3_reg[5]/C
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[5]/Q
                         net (fo=5, routed)           0.118     0.259    src3[5]
    SLICE_X5Y59          FDRE                                         r  src3_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.088%)  route 0.120ns (45.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[2]/Q
                         net (fo=5, routed)           0.120     0.261    src3[2]
    SLICE_X1Y61          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------





