#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jan  4 11:35:04 2021
# Process ID: 9663
# Current directory: /home/spdy18695/workbench/Vivado_projects/FIFO
# Command line: vivado
# Log file: /home/spdy18695/workbench/Vivado_projects/FIFO/vivado.log
# Journal file: /home/spdy18695/workbench/Vivado_projects/FIFO/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
FIFO
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config /home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 85 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 7445.055 ; gain = 90.816 ; free physical = 3571 ; free virtual = 11441
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 90 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 65
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 90 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 65
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 65
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/FIFO_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/POINTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module POINTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/READ_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module READ_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/STATUS_REGISTER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STATUS_REGISTER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/WRITE_BUFFER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WRITE_BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.sim/sim_1/behav/xsim'
xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 65f12c62eed5455c99f8de22ed9de937 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FIFO_ram
Compiling module xil_defaultlib.WRITE_BUFFER
Compiling module xil_defaultlib.READ_BUFFER
Compiling module xil_defaultlib.POINTER
Compiling module xil_defaultlib.STATUS_REGISTER
Compiling module xil_defaultlib.FIFO_datapath
Compiling module xil_defaultlib.FIFO_controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 95 ns : File "/home/spdy18695/workbench/Vivado_projects/FIFO/FIFO.srcs/sim_1/new/top_tb.v" Line 66
save_wave_config {/home/spdy18695/workbench/Vivado_projects/FIFO/top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 16:43:39 2021...
