Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 28 19:53:53 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 46 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.167        0.000                      0                 8513        0.100        0.000                      0                 8513        3.750        0.000                       0                  2956  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.167        0.000                      0                 8513        0.100        0.000                      0                 8513        3.750        0.000                       0                  2956  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.009ns  (logic 4.132ns (45.864%)  route 4.877ns (54.136%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.639     5.954    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.661 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471/CO[3]
                         net (fo=1, routed)           0.000     6.661    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471_n_5
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.995 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[1]
                         net (fo=1, routed)           0.308     7.303    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_11
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.303     7.606 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.283     7.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_361_n_5
    SLICE_X67Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.013 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_212/O
                         net (fo=1, routed)           0.154     8.167    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_16
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.000     8.291    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_103_n_5
    SLICE_X67Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.529 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_21/O
                         net (fo=8, routed)           1.453     9.982    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.740    10.149    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.006ns  (logic 4.132ns (45.879%)  route 4.874ns (54.121%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.639     5.954    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.661 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471/CO[3]
                         net (fo=1, routed)           0.000     6.661    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471_n_5
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.995 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[1]
                         net (fo=1, routed)           0.308     7.303    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_11
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.303     7.606 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_361/O
                         net (fo=1, routed)           0.283     7.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_361_n_5
    SLICE_X67Y20         LUT6 (Prop_lut6_I2_O)        0.124     8.013 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_212/O
                         net (fo=1, routed)           0.154     8.167    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_16
    SLICE_X67Y20         LUT5 (Prop_lut5_I0_O)        0.124     8.291 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_103/O
                         net (fo=1, routed)           0.000     8.291    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_103_n_5
    SLICE_X67Y20         MUXF7 (Prop_muxf7_I0_O)      0.238     8.529 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ram_reg_0_i_21/O
                         net (fo=8, routed)           1.450     9.979    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[9]
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.740    10.149    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.149    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 4.018ns (44.120%)  route 5.089ns (55.880%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.411     7.386    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.303     7.689 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.287     7.976    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.284     8.384    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.508 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154     8.662    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.294    10.080    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 3.922ns (43.131%)  route 5.171ns (56.869%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.879 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[2]
                         net (fo=1, routed)           0.462     7.341    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_10
    SLICE_X68Y18         LUT6 (Prop_lut6_I1_O)        0.302     7.643 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_269/O
                         net (fo=1, routed)           0.162     7.805    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_269_n_5
    SLICE_X68Y18         LUT6 (Prop_lut6_I0_O)        0.124     7.929 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_157/O
                         net (fo=1, routed)           0.291     8.220    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/grp_depthwise_conv2d_fix_1_fu_479_input_r_address0[10]
    SLICE_X69Y18         LUT6 (Prop_lut6_I1_O)        0.124     8.344 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_50/O
                         net (fo=1, routed)           0.296     8.640    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_576/ram_reg_0_1
    SLICE_X69Y20         LUT6 (Prop_lut6_I3_O)        0.124     8.764 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_2_fu_576/ram_reg_0_i_6/O
                         net (fo=8, routed)           1.302    10.066    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[10]
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 4.018ns (44.188%)  route 5.075ns (55.812%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.411     7.386    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.303     7.689 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.287     7.976    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.284     8.384    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.508 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154     8.662    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.280    10.066    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y6          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 3.798ns (41.769%)  route 5.295ns (58.231%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.639     5.954    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.661 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471/CO[3]
                         net (fo=1, routed)           0.000     6.661    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471_n_5
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.900 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[2]
                         net (fo=1, routed)           0.309     7.209    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_10
    SLICE_X66Y19         LUT5 (Prop_lut5_I1_O)        0.302     7.511 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210/O
                         net (fo=1, routed)           0.426     7.937    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.583     8.644    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_1
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.768 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_i_20/O
                         net (fo=8, routed)           1.298    10.066    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[10]
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.066    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.041ns  (logic 4.018ns (44.442%)  route 5.023ns (55.558%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.411     7.386    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.303     7.689 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.287     7.976    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.284     8.384    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.508 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154     8.662    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.228    10.014    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y5          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_2
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.014    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 4.018ns (44.450%)  route 5.021ns (55.550%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.411     7.386    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.303     7.689 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.287     7.976    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.284     8.384    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.508 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154     8.662    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.227    10.012    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.012    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 3.798ns (42.048%)  route 5.235ns (57.952%))
  Logic Levels:           12  (CARRY4=5 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.639     5.954    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.661 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471/CO[3]
                         net (fo=1, routed)           0.000     6.661    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_471_n_5
    SLICE_X64Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.900 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357/O[2]
                         net (fo=1, routed)           0.309     7.209    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_357_n_10
    SLICE_X66Y19         LUT5 (Prop_lut5_I1_O)        0.302     7.511 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210/O
                         net (fo=1, routed)           0.426     7.937    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_210_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.061 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_102/O
                         net (fo=1, routed)           0.583     8.644    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_1
    SLICE_X65Y17         LUT6 (Prop_lut6_I5_O)        0.124     8.768 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ram_reg_0_i_20/O
                         net (fo=8, routed)           1.238    10.006    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRBWRADDR[10]
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y3          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1/CLKBWRCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 4.018ns (44.568%)  route 4.997ns (55.432%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.973     0.973    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ap_clk
    SLICE_X60Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121_reg[1]/Q
                         net (fo=55, routed)          0.619     2.048    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_v_v_reg_1121[1]
    SLICE_X62Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6/O
                         net (fo=1, routed)           0.000     2.172    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[1]_i_6_n_5
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.705 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.705    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[1]_i_1_n_5
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.924 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10/O[0]
                         net (fo=4, routed)           0.615     3.539    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_10_n_12
    SLICE_X61Y18         LUT5 (Prop_lut5_I2_O)        0.295     3.834 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12/O
                         net (fo=2, routed)           0.481     4.315    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_12_n_5
    SLICE_X60Y19         LUT6 (Prop_lut6_I0_O)        0.124     4.439 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5/O
                         net (fo=2, routed)           0.325     4.765    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_5_n_5
    SLICE_X58Y19         LUT4 (Prop_lut4_I0_O)        0.124     4.889 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9/O
                         net (fo=1, routed)           0.000     4.889    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133[9]_i_9_n_5
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.316 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_reg_1133_reg[9]_i_1/O[1]
                         net (fo=3, routed)           0.618     5.933    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/tmp5_0_0_mid2_fu_500_p2[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     6.640 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441/CO[3]
                         net (fo=1, routed)           0.000     6.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_441_n_5
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.974 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429/O[1]
                         net (fo=1, routed)           0.411     7.386    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_429_n_11
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.303     7.689 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278/O
                         net (fo=1, routed)           0.287     7.976    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_278_n_5
    SLICE_X65Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.100 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/ram_reg_0_i_162/O
                         net (fo=1, routed)           0.284     8.384    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_21
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     8.508 f  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ram_reg_0_i_54/O
                         net (fo=1, routed)           0.154     8.662    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_28
    SLICE_X67Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_fu_584/ram_reg_0_i_7/O
                         net (fo=8, routed)           1.203     9.988    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ADDRARDADDR[9]
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.924    10.924    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    10.323    bd_0_i/hls_inst/inst/MemBank_B_U/network_MemBank_B_ram_U/ram_reg_3
  -------------------------------------------------------------------
                         required time                         10.323    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  0.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X87Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y10         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_reg[2]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_reg[2]
    SLICE_X87Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/ap_clk
    SLICE_X87Y10         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X87Y10         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/zext_ln41_1_reg_1063_pp0_iter1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_1_reg_851_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten_reg_199_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X47Y5          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_1_reg_851_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y5          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_1_reg_851_reg[1]/Q
                         net (fo=2, routed)           0.066     0.617    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_1_reg_851_reg_n_5_[1]
    SLICE_X46Y5          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten_reg_199_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X46Y5          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten_reg_199_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y5          FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/indvar_flatten_reg_199_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.617    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter2_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/ap_clk
    SLICE_X47Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.080     0.631    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter1_reg[3]
    SLICE_X46Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/ap_clk
    SLICE_X46Y27         FDRE                                         r  bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter2_reg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y27         FDRE (Hold_fdre_C_D)         0.083     0.515    bd_0_i/hls_inst/inst/grp_pointwise_conv2d_fix_3_fu_568/in_d_reg_1202_pp0_iter2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y0          FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/output_data_user_V_1_sel_wr_reg/Q
                         net (fo=3, routed)           0.076     0.627    bd_0_i/hls_inst/inst/sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/output_data_user_V_1_sel_wr
    SLICE_X58Y0          LUT5 (Prop_lut5_I1_O)        0.045     0.672 r  bd_0_i/hls_inst/inst/sig_buffer_user_V_U/network_sig_buffer_user_V_ram_U/output_data_user_V_1_payload_B[0]_i_1/O
                         net (fo=1, routed)           0.000     0.672    bd_0_i/hls_inst/inst/sig_buffer_user_V_U_n_6
    SLICE_X58Y0          FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y0          FDRE                                         r  bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y0          FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/output_data_user_V_1_payload_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.686%)  route 0.077ns (29.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y21         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg[0]/Q
                         net (fo=5, routed)           0.077     0.628    bd_0_i/hls_inst/inst/input_data_last_V_0_state_reg_n_5_[0]
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.045     0.673 r  bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_i_1/O
                         net (fo=1, routed)           0.000     0.673    bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_i_1_n_5
    SLICE_X62Y21         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X62Y21         FDRE                                         r  bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X62Y21         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/input_data_last_V_0_sel_rd_reg
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/add_ln20_2_reg_883_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/o_count_2_reg_267_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/ap_clk
    SLICE_X43Y12         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/add_ln20_2_reg_883_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/add_ln20_2_reg_883_reg[4]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/add_ln20_2_reg_883[4]
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.048     0.686 r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/o_count_2_reg_267[4]_i_1/O
                         net (fo=1, routed)           0.000     0.686    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/p_0_in[4]
    SLICE_X42Y12         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/o_count_2_reg_267_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/ap_clk
    SLICE_X42Y12         FDRE                                         r  bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/o_count_2_reg_267_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y12         FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/grp_padding2d_fix16_fu_515/o_count_2_reg_267_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/out_h_reg_758_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_reg_830_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.304%)  route 0.092ns (32.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X47Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/out_h_reg_758_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/out_h_reg_758_reg[3]/Q
                         net (fo=2, routed)           0.092     0.643    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/out_h_reg_758[3]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.049     0.692 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_reg_830[3]_i_1/O
                         net (fo=1, routed)           0.000     0.692    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_fu_531_p3[3]
    SLICE_X46Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_reg_830_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X46Y7          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_reg_830_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y7          FDRE (Hold_fdre_C_D)         0.131     0.563    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/select_ln19_reg_830_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.692    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ap_clk
    SLICE_X87Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/Q
                         net (fo=4, routed)           0.088     0.640    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg_n_5_[2]
    SLICE_X86Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.685 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179[2]_i_1/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_fu_393_p2[2]
    SLICE_X86Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ap_clk
    SLICE_X86Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y18         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter1_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter2_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X36Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter1_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter1_reg_reg[9]/Q
                         net (fo=1, routed)           0.056     0.630    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter1_reg[9]
    SLICE_X36Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter2_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/ap_clk
    SLICE_X36Y8          FDRE                                         r  bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter2_reg_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.064     0.496    bd_0_i/hls_inst/inst/grp_max_pooling2d_fix16_fu_533/add_ln28_3_reg_814_pp0_iter2_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.630    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.410     0.410    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ap_clk
    SLICE_X87Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y18         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg[2]/Q
                         net (fo=4, routed)           0.090     0.642    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/indvar_flatten71_reg_176_reg_n_5_[2]
    SLICE_X86Y18         LUT6 (Prop_lut6_I3_O)        0.045     0.687 r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179[3]_i_1/O
                         net (fo=1, routed)           0.000     0.687    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_fu_393_p2[3]
    SLICE_X86Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2963, unset)         0.432     0.432    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/ap_clk
    SLICE_X86Y18         FDRE                                         r  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y18         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/add_ln35_21_reg_1179_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y6   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U81/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y7   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U85/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y13  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/network_mul_mul_16s_16s_30_1_1_U15/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y6   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U82/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y7   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_1_fu_479/network_mul_mul_16s_16s_30_1_1_U86/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y12  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U50/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y8   bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U51/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y14  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_fu_509/network_mul_mul_16s_16s_30_1_1_U17/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y11  bd_0_i/hls_inst/inst/grp_depthwise_conv2d_fix_2_fu_449/network_mul_mul_16s_16s_30_1_1_U45/network_mul_mul_16s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5   bd_0_i/hls_inst/inst/grp_up_sampling2d_fix16_fu_592/add_ln21_1_reg_623_reg/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y2  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X54Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_256_511_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y4  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_512_767_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y2  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X54Y2  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y5  bd_0_i/hls_inst/inst/sig_buffer_dest_V_U/network_sig_buffer_user_V_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK



