336
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "../src/ALU32.v" 21 ALU32
~A 1 "../src/ALU32.v" 21 ALU32
~M 1 "../src/ALU32_control.v" 29 ALU32_control
~A 1 "../src/ALU32_control.v" 29 ALU32_control
~M 3 "../src/ALU32_tb.v" 1 ALU32_tb
~A 1 "../src/ALU32_tb.v" 1 ALU32_tb
~M 1 "../src/Adder.v" 9 Adder
~A 1 "../src/Adder.v" 9 Adder
~M 1 "../src/calculateBTA.v" 3 BTA
~A 1 "../src/calculateBTA.v" 3 BTA
~M 1 "../src/CPU.v" 1 CPU
~A 1 "../src/CPU.v" 1 CPU
~M 3 "../src/CPU_tb.v" 1 CPU_tb
~A 1 "../src/CPU_tb.v" 1 CPU_tb
~M 1 "../src/DataMemory.v" 19 DataMemory
~A 1 "../src/DataMemory.v" 19 DataMemory
~M 3 "../src/DataPath1.bde" 0 DataPath1
~M 1 "../src/EX_MA_Buffer.v" 1 EX_MA_Buffer
~A 1 "../src/EX_MA_Buffer.v" 1 EX_MA_Buffer
~M 1 "../src/extOp.v" 3 Ext
~A 1 "../src/extOp.v" 3 Ext
~M 1 "../src/Extender.v" 10 Extender
~A 1 "../src/Extender.v" 10 Extender
~M 1 "../src/buffer.v" 1 GenericBuffer
~A 1 "../src/buffer.v" 1 GenericBuffer
~M 3 "../src/IF.v" 7 IF
~A 1 "../src/IF.v" 7 IF
~M 1 "../src/InstructionMemory.v" 6 INST_MEM
~A 1 "../src/InstructionMemory.v" 6 INST_MEM
~M 1 "../src/Incrementer.v" 6 Incrementer
~A 1 "../src/Incrementer.v" 6 Incrementer
~M 1 "../src/MA_WB_Buffer.v" 1 MA_WB_Buffer
~A 1 "../src/MA_WB_Buffer.v" 1 MA_WB_Buffer
~M 1 "../src/MainControlUnit.v" 8 MainControlUnit
~A 1 "../src/MainControlUnit.v" 8 MainControlUnit
~M 1 "../src/PC Control.v" 2 PCControl
~A 1 "../src/PC Control.v" 2 PCControl
~M 1 "../src/processInstruction.v" 3 PI
~A 1 "../src/processInstruction.v" 3 PI
~M 1 "../src/StackPointer.v" 7 StackPointer
~A 1 "../src/StackPointer.v" 7 StackPointer
~M 1 "../src/Operations.v" 0 UnitScopePackage_16
~A 1 "../src/Operations.v" 0 UnitScopePackage_16
~M 1 "../src/Operations.v" 0 UnitScopePackage_18
~A 1 "../src/Operations.v" 0 UnitScopePackage_18
~M 1 "../src/calculatePCNext.v" 2 calculatePCNext
~A 1 "../src/calculatePCNext.v" 2 calculatePCNext
~M 1 "../src/Incrementer.v" 18 decrementer
~A 1 "../src/Incrementer.v" 18 decrementer
~M 1 "../src/destinationRegister.v" 3 destinationRegister
~A 1 "../src/destinationRegister.v" 3 destinationRegister
~M 1 "../src/Mux.v" 9 mux2x1
~A 1 "../src/Mux.v" 9 mux2x1
~M 1 "../src/Mux.v" 25 mux4x1
~A 1 "../src/Mux.v" 25 mux4x1
~M 1 "../src/registerFile.v" 4 registerFile
~A 1 "../src/registerFile.v" 4 registerFile
~M 3 "../src/IF_test.v" 2 test
~A 1 "../src/IF_test.v" 2 test
