#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 12 10:49:59 2022
# Process ID: 7620
# Current directory: C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16804
# Log file: C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.srcs/sources_1/new/MY_LUT5.vhd w ]
add_files D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.srcs/sources_1/new/MY_LUT5.vhd
update_compile_order -fileset sources_1
reset_run synth_1
set_property top MY_LUT5 [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Oct 12 11:03:00 2022] Launched synth_1...
Run output will be captured here: D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Oct 12 11:04:42 2022] Launched synth_1...
Run output will be captured here: D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1510.125 ; gain = 599.633
close [ open D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.srcs/sources_1/new/MY_LUT6.vhd w ]
add_files D:/Work/testsdfsdfsdfsdsfdsfd/testsdfsdfsdfsdsfdsfd.srcs/sources_1/new/MY_LUT6.vhd
update_compile_order -fileset sources_1
archive_project D:/Work/KR_2.xpr.zip -temp_dir C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7620-DESKTOP-R0ET1D2 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7620-DESKTOP-R0ET1D2' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/kloop1996/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-7620-DESKTOP-R0ET1D2/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
