vhdl work "top_level.vhdl"
vhdl work "../../../common/vhdl/seven_seg/seven_seg.vhdl"
vhdl work "../../../common/vhdl/timer/timer.vhdl"
vhdl work "../comm_fpga/comm_fpga_fx2.vhdl"
vhdl work "../../../common/vhdl/fifo_gen/fifo_wrapper_xilinx.vhdl"
vhdl work "../../../common/vhdl/fifo_gen/atlys/fifo.vhdl"
