sch2hdl,-intstyle,ise,-family,spartan3e,-verilog,C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/lab_feb22b/cpu.vf,-w,C:/Users/David/Documents/UVic/Spring 2016/CENG 450/Project/lab_feb22b/cpu.sch
