To implement 8:3 encoder in Verilog.
