{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519680984785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519680984800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:36:24 2018 " "Processing started: Mon Feb 26 16:36:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519680984800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519680984800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off devoir_2_iii -c devoir_2_iii " "Command: quartus_map --read_settings_files=on --write_settings_files=off devoir_2_iii -c devoir_2_iii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519680984800 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519680985144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fichiers/devoir_2_q2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fichiers/devoir_2_q2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Devoir_2_q2-synth " "Found design unit 1: Devoir_2_q2-synth" {  } { { "fichiers/Devoir_2_q2.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/Devoir_2_q2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""} { "Info" "ISGN_ENTITY_NAME" "1 Devoir_2_q2 " "Found entity 1: Devoir_2_q2" {  } { { "fichiers/Devoir_2_q2.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/Devoir_2_q2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fichiers/devoir_2_ii_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fichiers/devoir_2_ii_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 devoir_2_ii_c-synth " "Found design unit 1: devoir_2_ii_c-synth" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""} { "Info" "ISGN_ENTITY_NAME" "1 devoir_2_ii_c " "Found entity 1: devoir_2_ii_c" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "devoir_2_iii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file devoir_2_iii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 devoir_2_iii-struct " "Found design unit 1: devoir_2_iii-struct" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""} { "Info" "ISGN_ENTITY_NAME" "1 devoir_2_iii " "Found entity 1: devoir_2_iii" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519680985753 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "devoir_2_iii " "Elaborating entity \"devoir_2_iii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519680985816 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y devoir_2_iii.vhd(30) " "VHDL Signal Declaration warning at devoir_2_iii.vhd(30): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1519680985816 "|devoir_2_iii"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "devoir_2_ii_c devoir_2_ii_c:generateur " "Elaborating entity \"devoir_2_ii_c\" for hierarchy \"devoir_2_ii_c:generateur\"" {  } { { "devoir_2_iii.vhd" "generateur" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519680985847 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] devoir_2_ii_c.vhd(57) " "Inferred latch for \"y\[0\]\" at devoir_2_ii_c.vhd(57)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] devoir_2_ii_c.vhd(57) " "Inferred latch for \"y\[1\]\" at devoir_2_ii_c.vhd(57)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] devoir_2_ii_c.vhd(57) " "Inferred latch for \"y\[2\]\" at devoir_2_ii_c.vhd(57)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] devoir_2_ii_c.vhd(57) " "Inferred latch for \"y\[3\]\" at devoir_2_ii_c.vhd(57)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] devoir_2_ii_c.vhd(57) " "Inferred latch for \"y\[4\]\" at devoir_2_ii_c.vhd(57)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S31 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S31\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S30 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S30\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S29 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S29\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S28 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S28\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S27 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S27\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S26 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S26\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S25 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S25\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S24 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S24\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S23 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S23\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S22 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S22\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S21 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S21\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985847 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S20 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S20\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S19 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S19\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S18 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S18\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S17 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S17\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S16 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S16\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S15 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S15\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S14 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S14\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S13 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S13\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S12 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S12\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S11 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S11\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S10 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S10\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S9 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S9\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S8 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S8\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S7 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S7\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S6 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S6\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S5 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S5\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S4 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S4\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S3 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S3\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S2 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S2\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S1 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S1\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S0 devoir_2_ii_c.vhd(23) " "Inferred latch for \"nextstate.S0\" at devoir_2_ii_c.vhd(23)" {  } { { "fichiers/devoir_2_ii_c.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/fichiers/devoir_2_ii_c.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1519680985863 "|devoir_2_iii|devoir_2_ii_c:generateur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Devoir_2_q2 Devoir_2_q2:convertisseur " "Elaborating entity \"Devoir_2_q2\" for hierarchy \"Devoir_2_q2:convertisseur\"" {  } { { "devoir_2_iii.vhd" "convertisseur" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519680985894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] VCC " "Pin \"hex2\[0\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] VCC " "Pin \"hex2\[1\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] VCC " "Pin \"hex2\[2\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] VCC " "Pin \"hex2\[3\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] VCC " "Pin \"hex2\[4\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] VCC " "Pin \"hex2\[5\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[0\] VCC " "Pin \"hex1\[0\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] VCC " "Pin \"hex1\[1\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[2\] VCC " "Pin \"hex1\[2\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[3\] VCC " "Pin \"hex1\[3\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[4\] VCC " "Pin \"hex1\[4\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[5\] VCC " "Pin \"hex1\[5\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[6\] VCC " "Pin \"hex1\[6\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[0\] GND " "Pin \"hex0\[0\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[1\] GND " "Pin \"hex0\[1\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[2\] GND " "Pin \"hex0\[2\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[3\] GND " "Pin \"hex0\[3\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[4\] GND " "Pin \"hex0\[4\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[5\] GND " "Pin \"hex0\[5\]\" is stuck at GND" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex0\[6\] VCC " "Pin \"hex0\[6\]\" is stuck at VCC" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1519680986597 "|devoir_2_iii|hex0[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1519680986597 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1519680986613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519680986972 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519680986972 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519680987269 "|devoir_2_iii|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_n " "No output dependent on input pin \"reset_n\"" {  } { { "devoir_2_iii.vhd" "" { Text "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/devoir_2_iii.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519680987269 "|devoir_2_iii|reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1519680987269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519680987269 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519680987269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519680987269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519680987331 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:36:27 2018 " "Processing ended: Mon Feb 26 16:36:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519680987331 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519680987331 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519680987331 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519680987331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519680989238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519680989238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:36:28 2018 " "Processing started: Mon Feb 26 16:36:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519680989238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519680989238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off devoir_2_iii -c devoir_2_iii " "Command: quartus_fit --read_settings_files=off --write_settings_files=off devoir_2_iii -c devoir_2_iii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519680989238 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519680990113 ""}
{ "Info" "0" "" "Project  = devoir_2_iii" {  } {  } 0 0 "Project  = devoir_2_iii" 0 0 "Fitter" 0 0 1519680990128 ""}
{ "Info" "0" "" "Revision = devoir_2_iii" {  } {  } 0 0 "Revision = devoir_2_iii" 0 0 "Fitter" 0 0 1519680990128 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1519680990285 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "devoir_2_iii EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"devoir_2_iii\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1519680990285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519680990363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1519680990363 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519680991019 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1519680991050 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519680991863 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1519680991863 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1519680991863 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519680991863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519680991863 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1519680991863 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1519680991863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "devoir_2_iii.sdc " "Synopsys Design Constraints File file not found: 'devoir_2_iii.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1519680992285 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1519680992285 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519680992300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1519680994628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519680994769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1519680994769 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1519680994878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519680994878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1519680994972 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1519680995910 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1519680995910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519680996050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1519680996050 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1519680996050 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1519680996050 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1519680996066 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519680996066 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "21 " "Found 21 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1519680996066 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1519680996066 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519680996191 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1519680996191 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1519680996285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519680996785 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1519680996910 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/output_files/devoir_2_iii.fit.smsg " "Generated suppressed messages file C:/Users/Wi7HomeVMx64/Desktop/Devoir_2_1227/Q_3/output_files/devoir_2_iii.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1519680997050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "654 " "Peak virtual memory: 654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519680997316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:36:37 2018 " "Processing ended: Mon Feb 26 16:36:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519680997316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519680997316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519680997316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519680997316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1519680998816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519680998816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:36:38 2018 " "Processing started: Mon Feb 26 16:36:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519680998816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1519680998816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off devoir_2_iii -c devoir_2_iii " "Command: quartus_asm --read_settings_files=off --write_settings_files=off devoir_2_iii -c devoir_2_iii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1519680998816 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1519681000831 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1519681000925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519681001581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:36:41 2018 " "Processing ended: Mon Feb 26 16:36:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519681001581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519681001581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519681001581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1519681001581 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1519681002206 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1519681003206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519681003206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:36:42 2018 " "Processing started: Mon Feb 26 16:36:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519681003206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519681003206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta devoir_2_iii -c devoir_2_iii " "Command: quartus_sta devoir_2_iii -c devoir_2_iii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519681003206 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1519681003410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1519681003691 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519681003753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1519681003753 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "devoir_2_iii.sdc " "Synopsys Design Constraints File file not found: 'devoir_2_iii.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1519681004113 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519681004113 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1519681004113 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1519681004113 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1519681004113 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1519681004144 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1519681004144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004144 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004191 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1519681004206 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1519681004206 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1519681004222 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1519681004222 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1519681004222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004269 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1519681004285 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1519681004285 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519681004316 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1519681004316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519681004410 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:36:44 2018 " "Processing ended: Mon Feb 26 16:36:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519681004410 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519681004410 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519681004410 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519681004410 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus II Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519681005081 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519681013312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519681013312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 16:36:53 2018 " "Processing started: Mon Feb 26 16:36:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519681013312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519681013312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp devoir_2_iii -c devoir_2_iii --netlist_type=sgate " "Command: quartus_rpp devoir_2_iii -c devoir_2_iii --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519681013312 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519681013421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 16:36:53 2018 " "Processing ended: Mon Feb 26 16:36:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519681013421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519681013421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519681013421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1519681013421 ""}
