m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial
Eadd16
Z1 w1648660987
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 22
R0
Z4 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
Z5 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
l0
Z6 L11 1
V@?NOFXTa0YTlg[_bbIo?H0
!s100 5ndX_Z9J22h7KFTiGbcNl1
Z7 OV;C;2020.1;71
33
Z8 !s110 1648661044
!i10b 1
Z9 !s108 1648661044.000000
Z10 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
Z11 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
!i113 1
Z12 o-quiet -2008 -work lib
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 5 add16 0 22 @?NOFXTa0YTlg[_bbIo?H0
!i122 22
l34
L20 132
VkA;GeSDfS7Ui_BLV>n8Yb2
!s100 SFP:Oj;kYG;i9I=772IZe2
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
R1
R2
R3
!i122 23
R0
Z14 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
Z15 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
l0
L29 1
VHY6KcJ4d;eE8=nAEZGR]W1
!s100 gIDE=2MbHB77FbHmTW52@3
R7
33
R8
!i10b 1
R9
Z16 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z17 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 3 alu 0 22 HY6KcJ4d;eE8=nAEZGR]W1
!i122 23
l100
L45 101
VdkS[zX^LACZ<LffYL7j_c3
!s100 a7>93VB>i7h442CUU::YH2
R7
33
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eand16
R1
R2
R3
!i122 46
R0
Z18 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/And16.vhd
Z19 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/And16.vhd
l0
L4 1
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R7
33
Z20 !s110 1648661046
!i10b 1
Z21 !s108 1648661046.000000
Z22 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/And16.vhd|
Z23 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
!i122 46
l13
L11 7
Vjc6`O1SbB67?bN7CIYmm?3
!s100 a>9IT39oVfioD@8a6=;i73
R7
33
R20
!i10b 1
R21
R22
R23
!i113 1
R12
R13
Ebarrelshifter16
R1
Z24 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 45
R0
Z25 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
Z26 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
l0
L5 1
VCaOo:=TkAZ^2P1A;L3oI:1
!s100 ?`1J2i4@hB[PKidXQj87D0
R7
33
R20
!i10b 1
R21
Z27 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
Z28 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
!i113 1
R12
R13
Artl
R24
R2
R3
DEx4 work 15 barrelshifter16 0 22 CaOo:=TkAZ^2P1A;L3oI:1
!i122 45
l14
L13 10
VZ=Ao2eUM7:1gD?a5XM2G10
!s100 TL`OURbWe7ANS:Y4`oPVZ2
R7
33
R20
!i10b 1
R21
R27
R28
!i113 1
R12
R13
Ebinariotobcd
R1
Z29 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z30 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
!i122 28
R0
Z31 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
Z32 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
l0
L8 1
VI19a<iFWbfZ0SWGf=`F:20
!s100 :4FYRUlC<2Fb@bHhj3LM<0
R7
33
R8
!i10b 1
R9
Z33 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z34 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
!i113 1
R12
R13
Abehaviour
R29
R30
R2
R3
DEx4 work 12 binariotobcd 0 22 I19a<iFWbfZ0SWGf=`F:20
!i122 28
l27
L17 77
VA<n<EJ<8U4RkKCGaz5CDV3
!s100 oi0D7`:`AM=OP43658iCn2
R7
33
R8
!i10b 1
R9
R33
R34
!i113 1
R12
R13
Ebinarydigit
R1
R2
R3
!i122 14
R0
Z35 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
Z36 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
l0
L8 1
V9GGNKWiY70Q@UYNU886Q]0
!s100 fFP230Rg1V>^^WU1G9Xa[2
R7
33
R8
!i10b 1
Z37 !s108 1648661043.000000
Z38 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
Z39 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 binarydigit 0 22 9GGNKWiY70Q@UYNU886Q]0
!i122 14
l39
L17 28
V6;MEJ?0=Z@@N5nDOIELEe3
!s100 [QndLgckeFN7A7kfR2SSM2
R7
33
R8
!i10b 1
R37
R38
R39
!i113 1
R12
R13
Ecircuito
R1
R2
R3
!i122 27
R0
Z40 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/circuito.vhd
Z41 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/circuito.vhd
l0
L4 1
VQBQIj`R>78621b^V>3oQg1
!s100 o]3AXHENE2[1YZDZ9QMnG1
R7
33
R8
!i10b 1
R9
Z42 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z43 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/circuito.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 circuito 0 22 QBQIj`R>78621b^V>3oQg1
!i122 27
l12
L10 7
VR7YbZgdV1g9:mKmUAI`Ee3
!s100 ffLhLEjZh^L:PiXj?VCb]3
R7
33
R8
!i10b 1
R9
R42
R43
!i113 1
R12
R13
Ecomparador16
R1
R2
R3
!i122 17
R0
Z44 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z45 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
l0
L8 1
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R7
33
R8
!i10b 1
R9
Z46 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z47 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
!i122 17
l21
Z48 L16 11
VoC8_SdWbGRz880z=oZ8>V0
!s100 74>nPzTUZiZb1hQg:jO[o2
R7
33
R8
!i10b 1
R9
R46
R47
!i113 1
R12
R13
Econceitoa
R1
R24
R2
R3
!i122 44
R0
Z49 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
Z50 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
Z51 L12 1
V]Y8nRGSE6NAcRGHPk=9KG0
!s100 AE5M:R58SBSKJe6hz`Xi;2
R7
33
R20
!i10b 1
Z52 !s108 1648661045.000000
Z53 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z54 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
!i113 1
R12
R13
Artl
R24
R2
R3
DEx4 work 9 conceitoa 0 22 ]Y8nRGSE6NAcRGHPk=9KG0
!i122 44
l35
L26 13
V5hFJ1H0>^gPh:e9>J5cnd0
!s100 59F_RgN?5IJ:O05IhHeo?2
R7
33
R20
!i10b 1
R52
R53
R54
!i113 1
R12
R13
Ecounterdown
R1
R2
R3
!i122 2
R0
Z55 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
Z56 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
l0
L7 1
VT^dVPIaBo[k8Ee;^=O>X_0
!s100 _8<`0C=R7;jA<QoiQjAa90
R7
33
Z57 !s110 1648661043
!i10b 1
R37
Z58 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
Z59 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 counterdown 0 22 T^dVPIaBo[k8Ee;^=O>X_0
!i122 2
l16
L14 5
V02^bbbbS=2SGDiYYB^N:e3
!s100 @SFL?;NULn5ESS@mHg@?P1
R7
33
R57
!i10b 1
R37
R58
R59
!i113 1
R12
R13
Edetectordemoedas
R1
R2
R3
!i122 26
R0
Z60 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
Z61 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
l0
L4 1
VSd0AX;8RlG:F_LO9J_6j^3
!s100 eBG_FEDA1m8g9Gonl?[8k0
R7
33
R8
!i10b 1
R9
Z62 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z63 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 16 detectordemoedas 0 22 Sd0AX;8RlG:F_LO9J_6j^3
!i122 26
l12
L10 8
VcRGhcPX^OMWP16[6_SaoJ0
!s100 GnmhE``o<`1PHAQ[EI=EC3
R7
33
R8
!i10b 1
R9
R62
R63
!i113 1
R12
R13
Edmux2way
R1
R2
R3
!i122 43
R0
Z64 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
Z65 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
l0
L4 1
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R7
33
Z66 !s110 1648661045
!i10b 1
R52
Z67 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z68 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
!i122 43
l13
L12 6
VY_alRP<e9YEVV7?E[fn`31
!s100 eW85T=oPIWQ7miG8@<I]61
R7
33
R66
!i10b 1
R52
R67
R68
!i113 1
R12
R13
Edmux4way
R1
R2
R3
!i122 42
R0
Z69 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
Z70 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
l0
L4 1
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R7
33
R66
!i10b 1
R52
Z71 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z72 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
!i122 42
l15
L14 8
VMkTM<iI<_JXEC;Z6Wh1_l1
!s100 k;HQ>4kj2]0f;m@M3K<d:1
R7
33
R66
!i10b 1
R52
R71
R72
!i113 1
R12
R13
Edmux8way
R1
R2
R3
!i122 41
R0
Z73 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
Z74 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
l0
L4 1
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R7
33
R66
!i10b 1
R52
Z75 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z76 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
!i122 41
l19
L18 14
Von6RmoEeHk[KiA;jdn5_10
!s100 _<7oz43h8X=2[O?0gD?SI0
R7
33
R66
!i10b 1
R52
R75
R76
!i113 1
R12
R13
Eflipflopd
R1
R2
R3
!i122 13
R0
Z77 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
Z78 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
l0
L8 1
Vb>0d0SFJ7I_bZn7^0fNI20
!s100 dO0M_NbMc7lj3o=60[LCQ0
R7
33
R57
!i10b 1
R37
Z79 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
Z80 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 b>0d0SFJ7I_bZn7^0fNI20
!i122 13
l20
Z81 L18 13
VeoG4BUfVY4AO<2iL:eHgG2
!s100 LEXEK@::C2`OjoNkRZNIO2
R7
33
R57
!i10b 1
R37
R79
R80
!i113 1
R12
R13
Eflipflopjk
R1
R2
R3
!i122 1
R0
Z82 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
Z83 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
l0
L7 1
VATD6G@DdVN]g0cVP0=KJ;3
!s100 V3HK<EU]?VL1Yo?Le0:dM3
R7
33
R57
!i10b 1
R37
Z84 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
Z85 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 flipflopjk 0 22 ATD6G@DdVN]g0cVP0=KJ;3
!i122 1
l19
Z86 L17 5
VTKhR<h<kE6kV`Z;:JUPhe3
!s100 oM>3df^WgY`HI3lZRjKod2
R7
33
R57
!i10b 1
R37
R84
R85
!i113 1
R12
R13
Eflipflopt
R1
R2
R3
!i122 0
R0
Z87 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
Z88 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
l0
L7 1
V`AO^=_N27FFNd[eG_VQ463
!s100 B;=;MIR8d83KKWnMTIYh02
R7
33
R57
!i10b 1
R37
Z89 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
Z90 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopt 0 22 `AO^=_N27FFNd[eG_VQ463
!i122 0
l18
L16 5
V>MWg^oTX86;465BB87Nie2
!s100 b6d><9mh4Oa[haG@4D=T`3
R7
33
R57
!i10b 1
R37
R89
R90
!i113 1
R12
R13
Efulladder
R1
R2
R3
!i122 21
R0
Z91 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
Z92 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
Z93 L10 1
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R7
33
R8
!i10b 1
R9
Z94 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z95 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
!i122 21
l22
L17 12
VXclL52FE2F7NJAc5h9@4H2
!s100 <RkjR<[J@=7eFKN61Vd=<2
R7
33
R8
!i10b 1
R9
R94
R95
!i113 1
R12
R13
Ehalfadder
R1
R2
R3
!i122 20
R0
Z96 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
Z97 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R93
VL0]G_0fS9^WC^L]C@X[Y^0
!s100 h@?RhTGZ[QMJjM?>AnoBQ0
R7
33
R8
!i10b 1
R9
Z98 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z99 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 halfadder 0 22 L0]G_0fS9^WC^L]C@X[Y^0
!i122 20
l22
L17 11
VJhVc1_H_8cTTg=mhjA16;1
!s100 94]fY3RaCEU]AD`]CNGfa0
R7
33
R8
!i10b 1
R9
R98
R99
!i113 1
R12
R13
Eimpressora
R1
R2
R3
!i122 25
R0
Z100 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/impressora.vhd
Z101 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/impressora.vhd
l0
L4 1
V2Vf]_[jCT:XbB[Tz[fgb@2
!s100 3VLb^^iLS^2QPXha=FQ=@1
R7
33
R8
!i10b 1
R9
Z102 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z103 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/impressora.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 impressora 0 22 2Vf]_[jCT:XbB[Tz[fgb@2
!i122 25
l12
L10 13
VmSG^h`;n]YKeHZlRbCK`=2
!s100 LCleBIhmXm5ZmjDI4hM^I0
R7
33
R8
!i10b 1
R9
R102
R103
!i113 1
R12
R13
Einc16
R1
R2
R3
!i122 19
R0
Z104 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
Z105 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
l0
R6
V;OmAHIS@A^0AT]ojlejag2
!s100 zf5`@f[Vj[mSi<_bFTEQi3
R7
33
R8
!i10b 1
R9
Z106 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z107 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 5 inc16 0 22 ;OmAHIS@A^0AT]ojlejag2
!i122 19
l31
L18 22
V1ZC9FRQ>gQ6h>9]8QRIPa1
!s100 gF6;O8PezKD;e2i3ISm=W2
R7
33
R8
!i10b 1
R9
R106
R107
!i113 1
R12
R13
Einversor16
R1
R2
R3
!i122 16
R0
Z108 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
Z109 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
l0
L8 1
VVkHiPDk`Ml2f_7V714<nn2
!s100 :1_@R;4H?WBDlVmIlH2LX3
R7
33
R8
!i10b 1
R9
Z110 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z111 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 10 inversor16 0 22 VkHiPDk`Ml2f_7V714<nn2
!i122 16
l21
R48
V6o^SZ0RU@C=53Q9jcZfJ50
!s100 2niciA9PTfJlm6jdNz2]K3
R7
33
R8
!i10b 1
R9
R110
R111
!i113 1
R12
R13
Emux16
R1
R2
R3
!i122 40
R0
Z112 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux16.vhd
Z113 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux16.vhd
l0
L4 1
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R7
33
R66
!i10b 1
R52
Z114 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z115 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
!i122 40
l13
Z116 L12 7
V]5XKXQ5k3k8jo9:]hDF200
!s100 A2=C`TCKcPzK5^DQI9NRd1
R7
33
R66
!i10b 1
R52
R114
R115
!i113 1
R12
R13
Emux2way
R1
R2
R3
!i122 39
R0
Z117 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
Z118 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
l0
L4 1
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R7
33
R66
!i10b 1
R52
Z119 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z120 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
!i122 39
l13
R116
V5Pkj7zU6XVI^OQ:9I59V[2
!s100 @H:]2YbSZ`c0bJe[>WBNL1
R7
33
R66
!i10b 1
R52
R119
R120
!i113 1
R12
R13
Emux4way
R1
R2
R3
!i122 38
R0
Z121 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
Z122 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
l0
L4 1
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R7
33
R66
!i10b 1
R52
Z123 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z124 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
!i122 38
l15
L14 9
VAWd4Y532U7o^YQ2N>mn1Z3
!s100 l]DPGhBb4A]TkFSmET9lz1
R7
33
R66
!i10b 1
R52
R123
R124
!i113 1
R12
R13
Emux4way16
R1
R2
R3
!i122 37
R0
Z125 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
Z126 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
l0
L4 1
VgIliodZR>K=jaJZeHi]]@1
!s100 8]mCOPe5cHg3o24Lz?cGK0
R7
33
R66
!i10b 1
R52
Z127 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z128 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux4way16 0 22 gIliodZR>K=jaJZeHi]]@1
!i122 37
l15
L14 11
VOK4YV9aK:1QXWog<W>:_D1
!s100 RNVFi0W08>BYjf@LS0Ro81
R7
33
R66
!i10b 1
R52
R127
R128
!i113 1
R12
R13
Emux8way
R1
R2
R3
!i122 36
R0
Z129 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
Z130 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
l0
L4 1
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R7
33
R66
!i10b 1
R52
Z131 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z132 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
!i122 36
l19
L18 15
VmcTWHBb19BzL:L>9G==2c1
!s100 611F=EBSaj=S7?PQP0:B73
R7
33
R66
!i10b 1
R52
R131
R132
!i113 1
R12
R13
Emux8way16
R1
R2
R3
!i122 35
R0
Z133 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
Z134 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
l0
L4 1
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R7
33
R66
!i10b 1
R52
Z135 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z136 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
!i122 35
l19
R81
VbCY1dXKGDb?7TDnCRAjPl0
!s100 8QgPzjDoBCPE^hEJoUh`K0
R7
33
R66
!i10b 1
R52
R135
R136
!i113 1
R12
R13
Enand2
R1
R2
R3
!i122 34
R0
Z137 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nand2.vhd
Z138 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nand2.vhd
l0
L4 1
VV6aic[TMmDzJcCEf<O]ge1
!s100 _8@7`=N8;PUn8KC]j]b<H3
R7
33
R66
!i10b 1
R52
Z139 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
Z140 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nand2.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 5 nand2 0 22 V6aic[TMmDzJcCEf<O]ge1
!i122 34
l13
L12 4
VdUGLBVd0IJVdTd43=H7ef1
!s100 2Q1e]E>@323^hS@;M=L370
R7
33
R66
!i10b 1
R52
R139
R140
!i113 1
R12
R13
Enor8way
R1
R2
R3
!i122 33
R0
Z141 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
Z142 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
l0
L4 1
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R7
33
R66
!i10b 1
R52
Z143 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z144 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
!i122 33
l18
R86
VFcQ<X<Q2JVY9FQXYbVe[X1
!s100 oC:9XSHKh0ncjFSJLZG5`2
R7
33
R66
!i10b 1
R52
R143
R144
!i113 1
R12
R13
Enot16
R1
R2
R3
!i122 32
R0
Z145 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Not16.vhd
Z146 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Not16.vhd
l0
L4 1
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R7
33
R66
!i10b 1
R52
Z147 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z148 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Not16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
!i122 32
l11
L10 5
VgTM[Th5G[:3N<O?Ke1Bo`3
!s100 O3nG=VZKK=>4_EVc?1<Gg0
R7
33
R66
!i10b 1
R52
R147
R148
!i113 1
R12
R13
Eor16
R1
R2
R3
!i122 31
R0
Z149 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or16.vhd
Z150 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or16.vhd
l0
L4 1
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R7
33
R66
!i10b 1
R52
Z151 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z152 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
!i122 31
l12
L11 4
V;O:G2Z662CbQ]H8`j<_]I3
!s100 Toj]a;3MSIfnSVCmJS:T`3
R7
33
R66
!i10b 1
R52
R151
R152
!i113 1
R12
R13
Eor8way
R1
R2
R3
!i122 30
R0
Z153 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
Z154 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
l0
L4 1
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R7
33
R66
!i10b 1
R52
Z155 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z156 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
!i122 30
l18
L17 4
V?bJ;SDZ>8j59=8F2H_5S;2
!s100 fEW83aO?CjomaMDY5Z<5j0
R7
33
R66
!i10b 1
R52
R155
R156
!i113 1
R12
R13
Epc
R1
R24
R2
R3
!i122 12
R0
Z157 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/PC.vhd
Z158 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/PC.vhd
l0
L16 1
VzaQSMhREHbJK:GJ=aSh4H2
!s100 [X=gb6SiLihcOc_HL>:i<2
R7
33
R57
!i10b 1
R37
Z159 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/PC.vhd|
Z160 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/PC.vhd|
!i113 1
R12
R13
Aarch
R24
R2
R3
DEx4 work 2 pc 0 22 zaQSMhREHbJK:GJ=aSh4H2
!i122 12
l47
L27 24
VD5T?j^TV]A[28?TiG`EAQ2
!s100 o9_^J3dKk0CIl^RXaJdSD3
R7
33
R57
!i10b 1
R37
R159
R160
!i113 1
R12
R13
Eram4k
R1
R2
R3
!i122 11
R0
Z161 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram4K.vhd
Z162 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram4K.vhd
l0
L8 1
Vz8dhdjLKA6AlXRDQnUY4b0
!s100 ESk?XNEfJCWi[LAlUVY:i3
R7
33
R57
!i10b 1
R37
Z163 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
Z164 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 z8dhdjLKA6AlXRDQnUY4b0
!i122 11
l61
Z165 L18 47
VSh[@BglPK72h9gXIB`o^90
!s100 kd?>a7=a5B6`QIlTL<6Di0
R7
33
R57
!i10b 1
R37
R163
R164
!i113 1
R12
R13
Eram512
R1
R2
R3
!i122 10
R0
Z166 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram512.vhd
Z167 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram512.vhd
l0
L8 1
V8[<08i[R4ikhzV`Li1VTh1
!s100 1@Ji=O6R2bCM?3<4JVEVe1
R7
33
R57
!i10b 1
R37
Z168 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram512.vhd|
Z169 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram512.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 ram512 0 22 8[<08i[R4ikhzV`Li1VTh1
!i122 10
l61
R165
Vhk_k7>:kZ@:VOD`<D5P5@3
!s100 z22T`J6H?E><^NJ>Bi?df1
R7
33
R57
!i10b 1
R37
R168
R169
!i113 1
R12
R13
Eram64
R1
R2
R3
!i122 9
R0
Z170 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram64.vhd
Z171 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram64.vhd
l0
L8 1
VHRL`C4[eJ50a:k2gb[ecM2
!s100 gg_:9eMG?gXI@fHk9bKn=3
R7
33
R57
!i10b 1
R37
Z172 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram64.vhd|
Z173 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram64 0 22 HRL`C4[eJ50a:k2gb[ecM2
!i122 9
l61
R165
VHD`Pk83jE5m;:`WEO[JV11
!s100 EXo[@o=MmjB[7QJ?cW27K1
R7
33
R57
!i10b 1
R37
R172
R173
!i113 1
R12
R13
Eram8
R1
R2
R3
!i122 8
R0
Z174 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram8.vhd
Z175 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram8.vhd
l0
L8 1
VVj4LCZ8Lb8=jZ@YcZTX@g2
!s100 R5mZ`al9n>P1>n^5Jl6z_1
R7
33
R57
!i10b 1
R37
Z176 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram8.vhd|
Z177 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Ram8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 ram8 0 22 Vj4LCZ8Lb8=jZ@YcZTX@g2
!i122 8
l60
L18 46
Vf:1Kb7h_Wl6UHPK4z1_Fz0
!s100 [5@gV:SLaghfjfKZ[l]BD0
R7
33
R57
!i10b 1
R37
R176
R177
!i113 1
R12
R13
Eregister16
R1
R2
R3
!i122 7
R0
Z178 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register16.vhd
Z179 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register16.vhd
l0
L8 1
VLBR;A=e>>e_QSBKCXWa5d3
!s100 n^CUeJ^:id2hXcoBoB>TS3
R7
33
R57
!i10b 1
R37
Z180 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register16.vhd|
Z181 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register16 0 22 LBR;A=e>>e_QSBKCXWa5d3
!i122 7
l28
Z182 L17 15
Vj0D]bK7X96N_A^^];hcl=1
!s100 YnFM]HZCl7OTF60hcb0Y41
R7
33
R57
!i10b 1
R37
R180
R181
!i113 1
R12
R13
Eregister32
R1
R2
R3
!i122 6
R0
Z183 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register32.vhd
Z184 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register32.vhd
l0
L8 1
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R7
33
R57
!i10b 1
R37
Z185 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register32.vhd|
Z186 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register32.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
!i122 6
l28
R182
V]3P?FSXNh>CVl8]SYkW9`1
!s100 aTL;jbJ3PazM1NWBhhD_g3
R7
33
R57
!i10b 1
R37
R185
R186
!i113 1
R12
R13
Eregister64
R1
R2
R3
!i122 5
R0
Z187 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register64.vhd
Z188 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register64.vhd
l0
L8 1
V;LzQ2fOcY6f?Oc68WJCXG2
!s100 LCbS]1neA;d2ePolK?XW]3
R7
33
R57
!i10b 1
R37
Z189 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register64.vhd|
Z190 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register64 0 22 ;LzQ2fOcY6f?Oc68WJCXG2
!i122 5
l28
L17 14
VHkA^2Z3?mIB4GnVQcCiOY3
!s100 c9EJ1e>]RZ`Ehme2lkE5n3
R7
33
R57
!i10b 1
R37
R189
R190
!i113 1
R12
R13
Eregister8
R1
R2
R3
!i122 4
R0
Z191 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register8.vhd
Z192 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register8.vhd
l0
L8 1
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R7
33
R57
!i10b 1
R37
Z193 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register8.vhd|
Z194 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/src/Register8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
!i122 4
l28
L17 38
V@g4?A_KB26Dzk<G5nnDNS2
!s100 QDz9J[LmDU[HWBla95hQK2
R7
33
R57
!i10b 1
R37
R193
R194
!i113 1
R12
R13
Esevenseg
R1
R2
R3
!i122 24
R0
Z195 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
Z196 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
l0
L4 1
VgdITb;WTH[5cZbCd[CR:E0
!s100 XWCP4A?:A0m34fY00Z:oS0
R7
33
R8
!i10b 1
R9
Z197 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z198 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 sevenseg 0 22 gdITb;WTH[5cZbCd[CR:E0
!i122 24
l11
L10 16
V2VY;n>QRnXcn1TN:XIIa[3
!s100 N^26S:LODY=9Z6YDA8O933
R7
33
R8
!i10b 1
R9
R197
R198
!i113 1
R12
R13
Etb_counterdown
R1
Z199 D^#x9 vunit_lib 13 vunit_context 0 22 5PF4h;N3nzRfAo898Q8WS3
Z200 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 06HHNn=l0Y?PoSLo8^<h00
Z201 DPx9 vunit_lib 10 runner_pkg 0 22 NQlg?N:7cfzSYD?FX_C9W0
Z202 DPx9 vunit_lib 7 run_pkg 0 22 L;71H6TCjU4gL1AJPm_Vd0
Z203 DPx9 vunit_lib 13 run_types_pkg 0 22 ZfDWW?_fEaQBz>VkefFUV2
Z204 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y>TVz>[kI8XoP@P02gCOJ2
Z205 DPx9 vunit_lib 9 check_pkg 0 22 k_?TDGU?=n?1Z0oahO>zF0
Z206 DPx9 vunit_lib 11 checker_pkg 0 22 E?dhhcE;9VWnHLW[lW4`Y1
Z207 DPx9 vunit_lib 8 stop_pkg 0 22 UjKiHFdPQ97>_>m`nM3cg3
Z208 DPx9 vunit_lib 8 core_pkg 0 22 0M7EG>QDghVT?B78KOYPn0
Z209 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 Q7[lfBh_WC:ca^W64YP1U2
Z210 DPx9 vunit_lib 9 print_pkg 0 22 z3A9G[B4JdMci]Ub;PK=S3
Z211 DPx9 vunit_lib 4 path 0 22 ]@TR:IFM`TWfiVL<ZjY=I3
Z212 DPx9 vunit_lib 15 log_handler_pkg 0 22 4LC?iW3FIdm8J@]^l:Fa_0
Z213 DPx9 vunit_lib 8 ansi_pkg 0 22 h9cG]NHf=IYSX>SV5U_OM1
Z214 DPx9 vunit_lib 14 log_levels_pkg 0 22 jGUFnEUH1mU?HKm3YRPGj3
Z215 DPx9 vunit_lib 10 logger_pkg 0 22 Jj3MC9=bR4jQbFA1jSDXY2
Z216 DPx9 vunit_lib 10 dictionary 0 22 _W8>On_YoEFWEDP8TQC@R0
Z217 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z218 D^#x9 vunit_lib 18 data_types_context 0 22 [Ik[<YbW8Ag;h5P``aP2g3
Z219 DPx9 vunit_lib 8 dict_pkg 0 22 _EQKR[P[ibBW^<0mzPejD2
Z220 DPx9 vunit_lib 19 byte_vector_ptr_pkg 0 22 nMb7G]QlQkbCia?ecQlOB1
Z221 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 ;oGa_UEi8nVncYkDRR_Aj1
Z222 DPx9 vunit_lib 14 queue_pool_pkg 0 22 W_@1eWPT4E>cBF2g>m`PC0
Z223 DPx9 vunit_lib 17 integer_array_pkg 0 22 o:H2ie>cVB<O<8]@gJG;:3
Z224 DPx9 vunit_lib 19 external_string_pkg 0 22 iE_JL@S7G[ScLPziLPH3]3
Z225 DPx9 vunit_lib 14 string_ptr_pkg 0 22 n[AzFb_A:6S@HQFZYcL]h0
Z226 DPx9 vunit_lib 9 queue_pkg 0 22 CMi_fVS`R;@j5e>onMNln3
Z227 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 FX=7VbM]W@D7RN`^3N8aJ3
Z228 DPx9 vunit_lib 17 codec_builder_pkg 0 22 lMzaQB]AGo[9c?7g60J_93
R24
Z229 DPx4 ieee 11 numeric_bit 0 22 G2;d`f^X6V]cQEn8_38:i1
Z230 DPx4 ieee 9 math_real 0 22 gNk<PdFJ<XNPcfef`f?Z81
Z231 DPx4 ieee 12 math_complex 0 22 lndMRF4<kJnT_9]@:30S@3
Z232 DPx9 vunit_lib 9 codec_pkg 0 22 VE]>YKnj@eiUJ<U1YSEXb3
Z233 DPx9 vunit_lib 27 external_integer_vector_pkg 0 22 hl?S7F7[zeX8D09=mXj_W2
Z234 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 dQHde;mb=n>VUWALE0?M33
Z235 DPx9 vunit_lib 9 types_pkg 0 22 8X1EBI95Q8hI=Vi3D9DP;0
R2
R3
!i122 50
R0
Z236 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd
Z237 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd
l0
R93
Vaj@W9Zg8]H`L>7k`>Z3h72
!s100 Ri6D6MnT<[MD9[`ZYicSO2
R7
33
Z238 !s110 1648661051
!i10b 1
Z239 !s108 1648661051.000000
Z240 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd|
!s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd|
!i113 1
R12
R13
Atb
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R24
R229
R230
R231
R232
R233
R234
R235
R2
R3
DEx4 work 14 tb_counterdown 0 22 aj@W9Zg8]H`L>7k`>Z3h72
!i122 50
l26
Z241 L14 34
V^G1WgV`BmcORW8oS1^4?j0
!s100 RLP;4JGnOFZHlaog9FL>>2
R7
33
R238
!i10b 1
R239
R240
Z242 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_CounterDown.vhd|
!i113 1
R12
R13
Etb_flipflopd
R1
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R24
R229
R230
R231
R232
R233
R234
R235
R2
R3
!i122 49
R0
Z243 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd
Z244 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd
l0
R51
VfHc44cLl@IDQ114>GSdm^1
!s100 Mz2D0a_Fee>:O9S6F=zIz1
R7
33
R238
!i10b 1
R239
Z245 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd|
Z246 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopD.vhd|
!i113 1
R12
R13
Atb
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R24
R229
R230
R231
R232
R233
R234
R235
R2
R3
DEx4 work 12 tb_flipflopd 0 22 fHc44cLl@IDQ114>GSdm^1
!i122 49
l34
L16 65
VIHiV[c8L:CBS]OB;O:EVN0
!s100 a6MHG1EBa9Nb]mc;S:Oo40
R7
33
R238
!i10b 1
R239
R245
R246
!i113 1
R12
R13
Etb_flipflopt
R1
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R24
R229
R230
R231
R232
R233
R234
R235
R2
R3
!i122 48
R0
Z247 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd
Z248 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd
l0
R93
VTR@n0H[0;F0CjcAnZHYAD1
!s100 jY2EJ8AT22>DF56gTj2jf1
R7
33
R238
!i10b 1
Z249 !s108 1648661050.000000
Z250 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd|
Z251 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_FlipFlopT.vhd|
!i113 1
R12
R13
Atb
R199
R200
R201
R202
R203
R204
R205
R206
R207
R208
R209
R210
R211
R212
R213
R214
R215
R216
R217
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R24
R229
R230
R231
R232
R233
R234
R235
R2
R3
DEx4 work 12 tb_flipflopt 0 22 TR@n0H[0;F0CjcAnZHYAD1
!i122 48
l28
R241
V2eeZ4<Y<;m4?DAlCXCDa_2
!s100 0eOk1B7aIfo^egbPA4CGe1
R7
33
R238
!i10b 1
R249
R250
R251
!i113 1
R12
R13
Etoplevel
R1
R24
R2
R3
!i122 29
R0
Z252 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
Z253 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
l0
L20 1
VFCa<;a8<?R^U<ZKD[QTQj2
!s100 TMGM1N]j:4gl?hLT<M<KU0
R7
33
R66
!i10b 1
R9
Z254 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z255 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
!i113 1
R12
R13
Artl
R24
R2
R3
DEx4 work 8 toplevel 0 22 FCa<;a8<?R^U<ZKD[QTQj2
!i122 29
l40
L31 13
V9T`OLbRZW1V6fiPzo>0Pn0
!s100 GgI8@9c=GUV9C_=o_YUz52
R7
33
R66
!i10b 1
R9
R254
R255
!i113 1
R12
R13
Ezerador16
R1
R2
R3
!i122 15
R0
Z256 8/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z257 F/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
l0
L8 1
VnHjHn^^b>WhfhGLTYS^N30
!s100 GFgmn:R<h:[ci`T3hP7g?0
R7
33
R8
!i10b 1
R9
Z258 !s90 -quiet|-modelsimini|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z259 !s107 /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 15
l21
L16 12
VKIW3_52ClQI]3J=E`1gQB0
!s100 =ZFN2OTn[ISI]=Di1T6Ef3
R7
33
R8
!i10b 1
R9
R258
R259
!i113 1
R12
R13
