
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004191    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150206    0.000098    6.510098 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.012745    0.080311    0.166299    6.676396 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.080337    0.001296    6.677692 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.104604    0.137591    0.257148    6.934840 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.139165    0.011289    6.946129 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              6.946129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.348779    6.607730   library hold time
                                              6.607730   data required time
---------------------------------------------------------------------------------------------
                                              6.607730   data required time
                                             -6.946129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338399   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.128972    0.031102    7.271949 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              7.271949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.575813    6.834764   library hold time
                                              6.834764   data required time
---------------------------------------------------------------------------------------------
                                              6.834764   data required time
                                             -7.271949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.437186   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.134436    0.036332    7.277180 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              7.277180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.574543    6.833494   library hold time
                                              6.833494   data required time
---------------------------------------------------------------------------------------------
                                              6.833494   data required time
                                             -7.277180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.443686   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.136106    0.037867    7.278715 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              7.278715   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.574154    6.833106   library hold time
                                              6.833106   data required time
---------------------------------------------------------------------------------------------
                                              6.833106   data required time
                                             -7.278715   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445609   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.137250    0.038901    7.279749 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              7.279749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573889    6.832839   library hold time
                                              6.832839   data required time
---------------------------------------------------------------------------------------------
                                              6.832839   data required time
                                             -7.279749   data arrival time
---------------------------------------------------------------------------------------------
                                              0.446910   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.138403    0.039930    7.280778 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              7.280778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573621    6.832572   library hold time
                                              6.832572   data required time
---------------------------------------------------------------------------------------------
                                              6.832572   data required time
                                             -7.280778   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448206   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.139187    0.040624    7.281471 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              7.281471   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573438    6.832389   library hold time
                                              6.832389   data required time
---------------------------------------------------------------------------------------------
                                              6.832389   data required time
                                             -7.281471   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449082   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.139673    0.041050    7.281898 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              7.281898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573326    6.832276   library hold time
                                              6.832276   data required time
---------------------------------------------------------------------------------------------
                                              6.832276   data required time
                                             -7.281898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449621   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004386    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090220    0.000104    5.840105 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002267    0.050088    0.535175    6.375279 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.050088    0.000138    6.375417 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009872    0.085945    0.565763    6.941180 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.085945    0.000732    6.941912 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029942    0.033599    0.140279    7.082191 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.034606    0.004251    7.086442 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.198692    0.112026    0.154405    7.240848 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.139958    0.041300    7.282147 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              7.282147   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573259    6.832210   library hold time
                                              6.832210   data required time
---------------------------------------------------------------------------------------------
                                              6.832210   data required time
                                             -7.282147   data arrival time
---------------------------------------------------------------------------------------------
                                              0.449937   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.130800    0.032955    7.317646 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              7.317646   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.575388    6.834339   library hold time
                                              6.834339   data required time
---------------------------------------------------------------------------------------------
                                              6.834339   data required time
                                             -7.317646   data arrival time
---------------------------------------------------------------------------------------------
                                              0.483307   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.200493    0.077360    7.305315 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              7.305315   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.559190    6.818141   library hold time
                                              6.818141   data required time
---------------------------------------------------------------------------------------------
                                              6.818141   data required time
                                             -7.305315   data arrival time
---------------------------------------------------------------------------------------------
                                              0.487175   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.134882    0.036828    7.321519 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              7.321519   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.574439    6.833390   library hold time
                                              6.833390   data required time
---------------------------------------------------------------------------------------------
                                              6.833390   data required time
                                             -7.321519   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488129   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.141721    0.041458    7.320995 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              7.320995   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.572850    6.831800   library hold time
                                              6.831800   data required time
---------------------------------------------------------------------------------------------
                                              6.831800   data required time
                                             -7.320995   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489195   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.136275    0.038102    7.322793 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              7.322793   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.574115    6.833066   library hold time
                                              6.833066   data required time
---------------------------------------------------------------------------------------------
                                              6.833066   data required time
                                             -7.322793   data arrival time
---------------------------------------------------------------------------------------------
                                              0.489726   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.137630    0.039321    7.324012 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              7.324012   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573800    6.832751   library hold time
                                              6.832751   data required time
---------------------------------------------------------------------------------------------
                                              6.832751   data required time
                                             -7.324012   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491261   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.205713    0.080826    7.308781 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              7.308781   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.557977    6.816927   library hold time
                                              6.816927   data required time
---------------------------------------------------------------------------------------------
                                              6.816927   data required time
                                             -7.308781   data arrival time
---------------------------------------------------------------------------------------------
                                              0.491854   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.138641    0.040220    7.324911 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              7.324911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573565    6.832516   library hold time
                                              6.832516   data required time
---------------------------------------------------------------------------------------------
                                              6.832516   data required time
                                             -7.324911   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492395   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.139302    0.040802    7.325493 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              7.325493   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573412    6.832363   library hold time
                                              6.832363   data required time
---------------------------------------------------------------------------------------------
                                              6.832363   data required time
                                             -7.325493   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493131   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.139797    0.041236    7.325927 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              7.325927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573297    6.832247   library hold time
                                              6.832247   data required time
---------------------------------------------------------------------------------------------
                                              6.832247   data required time
                                             -7.325927   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493680   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.207925    0.082288    7.310243 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              7.310243   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.557463    6.816414   library hold time
                                              6.816414   data required time
---------------------------------------------------------------------------------------------
                                              6.816414   data required time
                                             -7.310243   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493829   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003197    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090146    0.000070    5.840070 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002171    0.049747    0.534321    6.374391 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.049747    0.000136    6.374527 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011136    0.091387    0.571121    6.945648 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.091387    0.000890    6.946538 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.069078    0.048893    0.154106    7.100644 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.062544    0.018518    7.119163 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.198238    0.111945    0.165528    7.284691 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.140050    0.041458    7.326149 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              7.326149   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.573238    6.832189   library hold time
                                              6.832189   data required time
---------------------------------------------------------------------------------------------
                                              6.832189   data required time
                                             -7.326149   data arrival time
---------------------------------------------------------------------------------------------
                                              0.493960   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.146273    0.045291    7.324829 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              7.324829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.571792    6.830742   library hold time
                                              6.830742   data required time
---------------------------------------------------------------------------------------------
                                              6.830742   data required time
                                             -7.324829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494087   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.209593    0.083385    7.311340 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              7.311340   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.557075    6.816026   library hold time
                                              6.816026   data required time
---------------------------------------------------------------------------------------------
                                              6.816026   data required time
                                             -7.311340   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495314   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.147820    0.046565    7.326103 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              7.326103   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.571432    6.830383   library hold time
                                              6.830383   data required time
---------------------------------------------------------------------------------------------
                                              6.830383   data required time
                                             -7.326103   data arrival time
---------------------------------------------------------------------------------------------
                                              0.495720   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.149055    0.047571    7.327108 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              7.327108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.571145    6.830096   library hold time
                                              6.830096   data required time
---------------------------------------------------------------------------------------------
                                              6.830096   data required time
                                             -7.327108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497013   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.150247    0.048530    7.328068 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              7.328068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.570868    6.829819   library hold time
                                              6.829819   data required time
---------------------------------------------------------------------------------------------
                                              6.829819   data required time
                                             -7.328068   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498249   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.213064    0.085657    7.313612 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              7.313612   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.556268    6.815219   library hold time
                                              6.815219   data required time
---------------------------------------------------------------------------------------------
                                              6.815219   data required time
                                             -7.313612   data arrival time
---------------------------------------------------------------------------------------------
                                              0.498393   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.151050    0.049172    7.328710 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              7.328710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.570681    6.829632   library hold time
                                              6.829632   data required time
---------------------------------------------------------------------------------------------
                                              6.829632   data required time
                                             -7.328710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499077   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.151555    0.049598    7.329135 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              7.329135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.570564    6.829515   library hold time
                                              6.829515   data required time
---------------------------------------------------------------------------------------------
                                              6.829515   data required time
                                             -7.329135   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499620   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003279    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090149    0.000071    5.840071 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001767    0.047867    0.530837    6.370908 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.047867    0.000119    6.371027 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010844    0.090115    0.569183    6.940210 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.090115    0.000840    6.941051 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.073964    0.051144    0.155153    7.096203 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.066133    0.019863    7.116066 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.201477    0.112867    0.163471    7.279538 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.151829    0.049817    7.329355 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              7.329355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.570500    6.829451   library hold time
                                              6.829451   data required time
---------------------------------------------------------------------------------------------
                                              6.829451   data required time
                                             -7.329355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.499904   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.216850    0.088125    7.316081 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              7.316081   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.555389    6.814340   library hold time
                                              6.814340   data required time
---------------------------------------------------------------------------------------------
                                              6.814340   data required time
                                             -7.316081   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501741   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.012361    4.965019 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.133954    5.098973 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001295    5.100268 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015100    0.142222    0.371074    5.471342 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.142223    0.000683    5.472026 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003564    0.036977    0.186057    5.658082 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.036977    0.000250    5.658332 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.658332   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.013662    5.918179 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.148055    6.066234 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001431    6.067665 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.167665   clock uncertainty
                                 -0.967261    5.200405   clock reconvergence pessimism
                                 -0.044259    5.156146   library hold time
                                              5.156146   data required time
---------------------------------------------------------------------------------------------
                                              5.156146   data required time
                                             -5.658332   data arrival time
---------------------------------------------------------------------------------------------
                                              0.502186   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.219574    0.089890    7.317846 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              7.317846   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.554755    6.813706   library hold time
                                              6.813706   data required time
---------------------------------------------------------------------------------------------
                                              6.813706   data required time
                                             -7.317846   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504139   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004771    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090239    0.000114    5.840114 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002769    0.052766    0.539481    6.379595 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.052766    0.000196    6.379791 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009817    0.085700    0.566515    6.946305 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.085700    0.000703    6.947008 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.024399    0.030647    0.137590    7.084598 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.031421    0.003364    7.087962 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.228626    0.117037    0.139993    7.227955 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.219932    0.090122    7.318077 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              7.318077   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.554672    6.813623   library hold time
                                              6.813623   data required time
---------------------------------------------------------------------------------------------
                                              6.813623   data required time
                                             -7.318077   data arrival time
---------------------------------------------------------------------------------------------
                                              0.504454   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003785    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090164    0.000078    6.300077 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.056389    0.544191    6.844268 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.056389    0.000192    6.844460 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019482    0.107480    0.191345    7.035805 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.107550    0.002391    7.038196 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.078348    0.153603    0.152227    7.190422 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.154243    0.007653    7.198076 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              7.198076   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.299756    6.558707   library hold time
                                              6.558707   data required time
---------------------------------------------------------------------------------------------
                                              6.558707   data required time
                                             -7.198076   data arrival time
---------------------------------------------------------------------------------------------
                                              0.639369   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003705    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070174    0.000083    5.690083 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002074    0.049355    0.524846    6.214929 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.049355    0.000134    6.215063 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001753    0.047763    0.513328    6.728391 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.047763    0.000077    6.728468 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.011204    0.042529    0.130500    6.858969 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.042546    0.000754    6.859723 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.031487    0.177561    0.649099    7.508821 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.177656    0.003604    7.512425 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              7.512425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.574279    6.833230   library hold time
                                              6.833230   data required time
---------------------------------------------------------------------------------------------
                                              6.833230   data required time
                                             -7.512425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.679196   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003261    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070176    0.000083    5.690084 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002313    0.050232    0.526915    6.216999 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.050232    0.000137    6.217136 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003025    0.054358    0.524600    6.741736 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.054358    0.000192    6.741928 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009739    0.038979    0.129746    6.871675 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.038994    0.000698    6.872372 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041758    0.222447    0.681869    7.554241 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.222703    0.006398    7.560639 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              7.560639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.562380    6.821331   library hold time
                                              6.821331   data required time
---------------------------------------------------------------------------------------------
                                              6.821331   data required time
                                             -7.560639   data arrival time
---------------------------------------------------------------------------------------------
                                              0.739308   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002865    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070150    0.000071    5.690071 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002579    0.051618    0.529191    6.219263 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.051618    0.000155    6.219417 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001776    0.047864    0.514368    6.733785 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.047864    0.000077    6.733862 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.015876    0.050773    0.139381    6.873243 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.050850    0.001643    6.874886 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041986    0.225216    0.685497    7.560384 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.225687    0.008581    7.568964 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              7.568964   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.561592    6.820543   library hold time
                                              6.820543   data required time
---------------------------------------------------------------------------------------------
                                              6.820543   data required time
                                             -7.568964   data arrival time
---------------------------------------------------------------------------------------------
                                              0.748421   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003151    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070185    0.000087    5.690088 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002017    0.049072    0.524361    6.214448 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.049072    0.000128    6.214576 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002093    0.049454    0.516155    6.730731 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.049454    0.000092    6.730824 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012109    0.043566    0.133304    6.864127 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.043587    0.000842    6.864970 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048806    0.255315    0.706070    7.571040 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.255822    0.009473    7.580513 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              7.580513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.553632    6.812583   library hold time
                                              6.812583   data required time
---------------------------------------------------------------------------------------------
                                              6.812583   data required time
                                             -7.580513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.767930   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002967    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070155    0.000074    5.690074 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003818    0.058270    0.538812    6.228886 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.058270    0.000221    6.229107 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004149    0.059410    0.535713    6.764820 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.059410    0.000281    6.765100 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.011751    0.043429    0.136748    6.901848 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.043445    0.000749    6.902597 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044382    0.233769    0.693182    7.595779 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.233983    0.006034    7.601814 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              7.601814   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.559401    6.818352   library hold time
                                              6.818352   data required time
---------------------------------------------------------------------------------------------
                                              6.818352   data required time
                                             -7.601814   data arrival time
---------------------------------------------------------------------------------------------
                                              0.783462   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004350    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070206    0.000098    5.690098 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047426    0.521520    6.211618 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.047426    0.000074    6.211692 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002931    0.053780    0.522748    6.734440 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.053780    0.000190    6.734630 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013223    0.044085    0.144725    6.879354 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.044111    0.000931    6.880286 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049958    0.260287    0.710481    7.590766 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.260729    0.008963    7.599730 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              7.599730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.552336    6.811287   library hold time
                                              6.811287   data required time
---------------------------------------------------------------------------------------------
                                              6.811287   data required time
                                             -7.599730   data arrival time
---------------------------------------------------------------------------------------------
                                              0.788443   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003313    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070151    0.000071    5.690072 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.047992    0.522463    6.212534 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.047992    0.000121    6.212656 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002552    0.051483    0.519692    6.732347 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.051483    0.000179    6.732526 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015285    0.047747    0.147472    6.879998 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.047815    0.001526    6.881524 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052853    0.273644    0.720650    7.602174 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.274253    0.010711    7.612885 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              7.612885   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.548764    6.807715   library hold time
                                              6.807715   data required time
---------------------------------------------------------------------------------------------
                                              6.807715   data required time
                                             -7.612885   data arrival time
---------------------------------------------------------------------------------------------
                                              0.805170   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003679    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070174    0.000083    5.690083 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002103    0.049498    0.525093    6.215176 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.049498    0.000139    6.215315 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002353    0.050404    0.518551    6.733866 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.050404    0.000103    6.733969 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.036731    0.063835    0.160499    6.894468 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.065172    0.006957    6.901425 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050369    0.262671    0.719297    7.620722 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.263261    0.010353    7.631075 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              7.631075   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.551668    6.810618   library hold time
                                              6.810618   data required time
---------------------------------------------------------------------------------------------
                                              6.810618   data required time
                                             -7.631075   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820457   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003650    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070177    0.000084    5.440084 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001838    0.048191    0.522821    5.962906 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.048191    0.000121    5.963027 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002679    0.052226    0.520858    6.483885 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.052226    0.000183    6.484068 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.046345    0.076099    0.169053    6.653122 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.078703    0.010564    6.663686 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044702    0.235438    0.708102    7.371788 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.235699    0.006641    7.378429 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              7.378429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298855    6.557806   library hold time
                                              6.557806   data required time
---------------------------------------------------------------------------------------------
                                              6.557806   data required time
                                             -7.378429   data arrival time
---------------------------------------------------------------------------------------------
                                              0.820623   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002908    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070153    0.000073    5.690073 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002137    0.049611    0.525400    6.215473 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.049611    0.000084    6.215557 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003253    0.055891    0.526323    6.741879 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.055891    0.000218    6.742098 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.044410    0.073735    0.168734    6.910832 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.075912    0.009532    6.920364 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045846    0.242117    0.709592    7.629956 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.242640    0.009429    7.639384 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              7.639384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.557114    6.816065   library hold time
                                              6.816065   data required time
---------------------------------------------------------------------------------------------
                                              6.816065   data required time
                                             -7.639384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.823319   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002465    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070131    0.000062    5.690063 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002189    0.049777    0.525819    6.215882 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.049777    0.000147    6.216028 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003047    0.054507    0.524618    6.740646 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.054507    0.000194    6.740839 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.040148    0.068190    0.164958    6.905797 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.069809    0.007926    6.913723 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049332    0.257322    0.719354    7.633078 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.257761    0.008890    7.641967 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              7.641967   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.553120    6.812071   library hold time
                                              6.812071   data required time
---------------------------------------------------------------------------------------------
                                              6.812071   data required time
                                             -7.641967   data arrival time
---------------------------------------------------------------------------------------------
                                              0.829896   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003767    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070170    0.000081    5.690081 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002238    0.049953    0.526257    6.216338 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.049953    0.000150    6.216488 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002932    0.053769    0.523694    6.740182 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.053769    0.000191    6.740374 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038464    0.065750    0.163902    6.904276 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.067006    0.006874    6.911150 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050289    0.262043    0.720375    7.631525 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.262593    0.010021    7.641546 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              7.641546   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.551844    6.810795   library hold time
                                              6.810795   data required time
---------------------------------------------------------------------------------------------
                                              6.810795   data required time
                                             -7.641546   data arrival time
---------------------------------------------------------------------------------------------
                                              0.830751   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003353    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070181    0.000086    5.690086 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002154    0.049654    0.525540    6.215625 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.049654    0.000143    6.215768 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002362    0.050424    0.518673    6.734441 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.050424    0.000156    6.734597 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040724    0.092983    0.181055    6.915652 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.094087    0.007768    6.923420 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045790    0.241854    0.717437    7.640857 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.242221    0.007913    7.648770 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              7.648770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.557225    6.816176   library hold time
                                              6.816176   data required time
---------------------------------------------------------------------------------------------
                                              6.816176   data required time
                                             -7.648770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832594   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003591    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070168    0.000080    5.690080 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002164    0.049690    0.525619    6.215699 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.049690    0.000143    6.215842 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002503    0.051198    0.519911    6.735754 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.051198    0.000111    6.735865 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.036469    0.063588    0.160407    6.896272 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.065122    0.007412    6.903685 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052471    0.272217    0.725963    7.629647 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.272899    0.011306    7.640953 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              7.640953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.549122    6.808073   library hold time
                                              6.808073   data required time
---------------------------------------------------------------------------------------------
                                              6.808073   data required time
                                             -7.640953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.832880   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004421    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070212    0.000101    5.690101 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002909    0.053613    0.532044    6.222145 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.053613    0.000201    6.222346 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002226    0.049896    0.519005    6.741352 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.049896    0.000099    6.741450 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035478    0.082776    0.174516    6.915967 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.083478    0.005844    6.921811 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048053    0.251718    0.720808    7.642619 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.252101    0.008262    7.650881 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              7.650881   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.554615    6.813566   library hold time
                                              6.813566   data required time
---------------------------------------------------------------------------------------------
                                              6.813566   data required time
                                             -7.650881   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837315   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002937    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070162    0.000077    5.690077 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002032    0.049151    0.524488    6.214565 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.049151    0.000130    6.214694 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003298    0.056219    0.526556    6.741251 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.056219    0.000195    6.741446 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014601    0.046955    0.147963    6.889409 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.047046    0.001727    6.891136 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057674    0.295404    0.736077    7.627213 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.296144    0.012220    7.639432 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              7.639432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.542982    6.801932   library hold time
                                              6.801932   data required time
---------------------------------------------------------------------------------------------
                                              6.801932   data required time
                                             -7.639432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837500   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003899    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070185    0.000088    5.690088 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.049869    0.526066    6.216155 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.049869    0.000151    6.216305 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002396    0.050580    0.519046    6.735351 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.050580    0.000159    6.735510 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015840    0.048043    0.147975    6.883485 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.048145    0.001809    6.885294 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058549    0.299428    0.738227    7.623522 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.300530    0.014891    7.638413 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              7.638413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.541880    6.800831   library hold time
                                              6.800831   data required time
---------------------------------------------------------------------------------------------
                                              6.800831   data required time
                                             -7.638413   data arrival time
---------------------------------------------------------------------------------------------
                                              0.837582   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003571    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070164    0.000078    5.440078 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001862    0.048309    0.523020    5.963098 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.048309    0.000124    5.963222 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003243    0.055840    0.525765    6.488987 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.055840    0.000205    6.489192 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.047743    0.077334    0.172764    6.661956 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.079318    0.009365    6.671321 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047388    0.247193    0.717663    7.388984 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.247463    0.006913    7.395897 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              7.395897   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298884    6.557835   library hold time
                                              6.557835   data required time
---------------------------------------------------------------------------------------------
                                              6.557835   data required time
                                             -7.395897   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838063   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003144    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070180    0.000086    5.440086 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001960    0.048791    0.523865    5.963951 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.048791    0.000130    5.964081 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002692    0.052296    0.521189    6.485271 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.052296    0.000181    6.485452 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.056114    0.081868    0.178672    6.664123 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.085000    0.011857    6.675980 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045425    0.238612    0.713267    7.389247 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.238877    0.006730    7.395977 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              7.395977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298863    6.557814   library hold time
                                              6.557814   data required time
---------------------------------------------------------------------------------------------
                                              6.557814   data required time
                                             -7.395977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.838163   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002981    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070155    0.000074    5.440074 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002832    0.053135    0.531375    5.971449 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.053135    0.000163    5.971612 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002877    0.053389    0.524391    6.496003 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.053389    0.000189    6.496192 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.044911    0.074110    0.168599    6.664792 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.076600    0.010194    6.674985 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047229    0.248138    0.714913    7.389899 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.248513    0.008089    7.397988 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              7.397988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298886    6.557837   library hold time
                                              6.557837   data required time
---------------------------------------------------------------------------------------------
                                              6.557837   data required time
                                             -7.397988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840151   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003719    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070182    0.000086    5.690086 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001685    0.047426    0.521510    6.211596 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.047426    0.000074    6.211670 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002177    0.049770    0.516268    6.727938 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.049770    0.000097    6.728035 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019026    0.053229    0.152562    6.880598 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.053356    0.002113    6.882710 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059955    0.297804    0.747090    7.629800 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.298543    0.012325    7.642126 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              7.642126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.542348    6.801299   library hold time
                                              6.801299   data required time
---------------------------------------------------------------------------------------------
                                              6.801299   data required time
                                             -7.642126   data arrival time
---------------------------------------------------------------------------------------------
                                              0.840826   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003136    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070170    0.000081    5.690081 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002595    0.051709    0.529339    6.219420 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.051709    0.000159    6.219579 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002126    0.049558    0.517419    6.736998 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.049558    0.000093    6.737090 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041719    0.094903    0.181883    6.918973 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.096030    0.007937    6.926910 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047873    0.251222    0.725043    7.651953 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.251634    0.008522    7.660475 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              7.660475   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.554739    6.813689   library hold time
                                              6.813689   data required time
---------------------------------------------------------------------------------------------
                                              6.813689   data required time
                                             -7.660475   data arrival time
---------------------------------------------------------------------------------------------
                                              0.846786   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003006    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070161    0.000076    5.690076 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001646    0.047234    0.521169    6.211246 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.047234    0.000072    6.211318 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002759    0.052716    0.521203    6.732522 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.052716    0.000173    6.732694 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039276    0.090165    0.180338    6.913032 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.091054    0.006878    6.919910 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049970    0.260735    0.729543    7.649453 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.261217    0.009353    7.658805 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              7.658805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.552207    6.811158   library hold time
                                              6.811158   data required time
---------------------------------------------------------------------------------------------
                                              6.811158   data required time
                                             -7.658805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.847647   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003404    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070203    0.000096    5.690096 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001788    0.047941    0.522396    6.212493 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.047941    0.000121    6.212614 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002519    0.051288    0.519393    6.732007 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.051288    0.000159    6.732167 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017927    0.051363    0.151559    6.883725 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.051507    0.002196    6.885921 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060873    0.302027    0.748585    7.634506 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.303015    0.014269    7.648774 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              7.648774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.541491    6.800442   library hold time
                                              6.800442   data required time
---------------------------------------------------------------------------------------------
                                              6.800442   data required time
                                             -7.648774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.848332   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003247    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070150    0.000071    5.690071 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001775    0.047878    0.522264    6.212336 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.047878    0.000119    6.212455 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002470    0.051014    0.518944    6.731399 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.051014    0.000172    6.731571 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018324    0.052051    0.151958    6.883529 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.052190    0.002183    6.885712 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062350    0.308715    0.753044    7.638756 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.309709    0.014412    7.653169 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              7.653169   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.540444    6.799395   library hold time
                                              6.799395   data required time
---------------------------------------------------------------------------------------------
                                              6.799395   data required time
                                             -7.653169   data arrival time
---------------------------------------------------------------------------------------------
                                              0.853774   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003730    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070167    0.000079    5.440079 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001785    0.047925    0.522352    5.962431 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.047925    0.000121    5.962553 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003405    0.056909    0.526980    6.489532 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.056909    0.000227    6.489760 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.054165    0.079561    0.179983    6.669743 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.081745    0.009812    6.679555 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049256    0.257216    0.723824    7.403379 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.257622    0.008556    7.411936 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              7.411936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298908    6.557859   library hold time
                                              6.557859   data required time
---------------------------------------------------------------------------------------------
                                              6.557859   data required time
                                             -7.411936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.854076   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003382    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070150    0.000071    5.690071 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003062    0.054604    0.533349    6.223420 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.054604    0.000185    6.223605 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002223    0.049888    0.519411    6.743017 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.049888    0.000097    6.743114 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039289    0.090334    0.178947    6.922060 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.091303    0.007178    6.929238 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050442    0.262476    0.731953    7.661191 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.262909    0.008937    7.670128 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              7.670128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.551760    6.810711   library hold time
                                              6.810711   data required time
---------------------------------------------------------------------------------------------
                                              6.810711   data required time
                                             -7.670128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.859417   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002629    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070138    0.000066    5.690066 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002413    0.050672    0.527761    6.217826 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.050672    0.000143    6.217969 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002445    0.050846    0.519763    6.737732 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.050846    0.000159    6.737892 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038519    0.088898    0.178266    6.916158 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.089826    0.006971    6.923129 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052434    0.271799    0.737084    7.660213 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.272354    0.010220    7.670434 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              7.670434   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.549266    6.808217   library hold time
                                              6.808217   data required time
---------------------------------------------------------------------------------------------
                                              6.808217   data required time
                                             -7.670434   data arrival time
---------------------------------------------------------------------------------------------
                                              0.862217   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003942    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070177    0.000084    5.690084 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003019    0.054321    0.532996    6.223081 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.054321    0.000164    6.223244 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005798    0.067566    0.544245    6.767489 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.067566    0.000292    6.767781 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031994    0.076517    0.176834    6.944615 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.077256    0.005739    6.950353 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048472    0.253956    0.718722    7.669075 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.254451    0.009364    7.678440 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              7.678440   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.553994    6.812945   library hold time
                                              6.812945   data required time
---------------------------------------------------------------------------------------------
                                              6.812945   data required time
                                             -7.678440   data arrival time
---------------------------------------------------------------------------------------------
                                              0.865494   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002884    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070150    0.000071    5.690072 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003987    0.058870    0.539860    6.229931 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.058870    0.000218    6.230149 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003554    0.057345    0.532296    6.762445 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.057345    0.000254    6.762699 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.045630    0.102301    0.189939    6.952637 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.103797    0.009471    6.962109 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045016    0.238166    0.719580    7.681688 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.238464    0.007110    7.688798 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              7.688798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.558217    6.817168   library hold time
                                              6.817168   data required time
---------------------------------------------------------------------------------------------
                                              6.817168   data required time
                                             -7.688798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.871630   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004658    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070199    0.000095    5.440095 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003555    0.057386    0.537213    5.977308 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.057386    0.000203    5.977511 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.053985    0.527033    6.504545 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.053985    0.000192    6.504737 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.059377    0.085560    0.181595    6.686332 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.089850    0.014179    6.700511 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048117    0.251977    0.723856    7.424366 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.252348    0.008116    7.432482 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              7.432482   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298896    6.557847   library hold time
                                              6.557847   data required time
---------------------------------------------------------------------------------------------
                                              6.557847   data required time
                                             -7.432482   data arrival time
---------------------------------------------------------------------------------------------
                                              0.874636   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003030    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070171    0.000081    5.690082 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003499    0.057206    0.536861    6.226942 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.057206    0.000189    6.227131 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003879    0.058444    0.533613    6.760744 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.058444    0.000220    6.760964 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040451    0.092534    0.183916    6.944880 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.093651    0.007792    6.952673 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048854    0.255671    0.727118    7.679791 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.256117    0.008919    7.688710 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              7.688710   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.553554    6.812505   library hold time
                                              6.812505   data required time
---------------------------------------------------------------------------------------------
                                              6.812505   data required time
                                             -7.688710   data arrival time
---------------------------------------------------------------------------------------------
                                              0.876205   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004333    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070215    0.000102    5.440102 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002522    0.051284    0.528710    5.968812 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.051284    0.000173    5.968985 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003448    0.057017    0.528490    6.497475 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.057017    0.000227    6.497702 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.067389    0.094427    0.190084    6.687786 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.097423    0.012569    6.700354 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048211    0.252229    0.727810    7.428164 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.252527    0.007330    7.435494 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              7.435494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298896    6.557847   library hold time
                                              6.557847   data required time
---------------------------------------------------------------------------------------------
                                              6.557847   data required time
                                             -7.435494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.877647   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003565    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070163    0.000078    5.690078 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002871    0.053381    0.531708    6.221786 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.053381    0.000178    6.221964 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004108    0.059250    0.533379    6.755343 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.059250    0.000234    6.755578 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.031994    0.057834    0.160526    6.916104 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.058948    0.006000    6.922103 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058960    0.297942    0.744431    7.666534 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.298759    0.012894    7.679428 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              7.679428   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.542291    6.801242   library hold time
                                              6.801242   data required time
---------------------------------------------------------------------------------------------
                                              6.801242   data required time
                                             -7.679428   data arrival time
---------------------------------------------------------------------------------------------
                                              0.878186   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003633    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070154    0.000073    5.690073 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003240    0.055813    0.534897    6.224970 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.055813    0.000175    6.225145 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002695    0.052280    0.523992    6.749137 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.052280    0.000166    6.749303 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020364    0.055539    0.155354    6.904657 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.055702    0.002454    6.907112 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062930    0.311611    0.755259    7.662371 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.312835    0.016004    7.678375 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              7.678375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.539955    6.798906   library hold time
                                              6.798906   data required time
---------------------------------------------------------------------------------------------
                                              6.798906   data required time
                                             -7.678375   data arrival time
---------------------------------------------------------------------------------------------
                                              0.879469   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003366    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070157    0.000075    5.440075 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002900    0.053558    0.531963    5.972037 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.053558    0.000161    5.972198 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003026    0.054344    0.525867    6.498065 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.054344    0.000195    6.498261 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.067573    0.094872    0.188154    6.686415 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.098572    0.013952    6.700366 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049044    0.256300    0.730312    7.430678 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.256754    0.009016    7.439694 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              7.439694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.298906    6.557857   library hold time
                                              6.557857   data required time
---------------------------------------------------------------------------------------------
                                              6.557857   data required time
                                             -7.439694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.881837   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003050    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070172    0.000082    5.690082 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003500    0.057209    0.536867    6.226949 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.057209    0.000191    6.227140 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003804    0.058183    0.533147    6.760287 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.058183    0.000217    6.760504 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039076    0.090190    0.181388    6.941892 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.091433    0.008091    6.949984 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052353    0.271404    0.737586    7.687569 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.271932    0.009969    7.697538 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              7.697538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.549377    6.808328   library hold time
                                              6.808328   data required time
---------------------------------------------------------------------------------------------
                                              6.808328   data required time
                                             -7.697538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.889210   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004044    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070197    0.000094    5.690094 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002349    0.050370    0.527235    6.217329 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.050370    0.000140    6.217469 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002653    0.052053    0.521437    6.738906 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.052053    0.000181    6.739087 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.017173    0.040912    0.144529    6.883616 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.040992    0.001588    6.885205 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.073421    0.358234    0.783344    7.668549 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.359490    0.017402    7.685951 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              7.685951   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.532653    6.791604   library hold time
                                              6.791604   data required time
---------------------------------------------------------------------------------------------
                                              6.791604   data required time
                                             -7.685951   data arrival time
---------------------------------------------------------------------------------------------
                                              0.894347   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002895    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070157    0.000075    5.440075 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001772    0.047861    0.522237    5.962312 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.047861    0.000120    5.962432 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003516    0.057256    0.527639    6.490071 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.057256    0.000239    6.490310 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019895    0.043749    0.149257    6.639567 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.043943    0.002224    6.641791 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.079558    0.386459    0.801034    7.442826 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.388664    0.021735    7.464561 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              7.464561   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.299676    6.558626   library hold time
                                              6.558626   data required time
---------------------------------------------------------------------------------------------
                                              6.558626   data required time
                                             -7.464561   data arrival time
---------------------------------------------------------------------------------------------
                                              0.905934   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003497    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070161    0.000077    5.690077 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002392    0.050549    0.527585    6.217662 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.050549    0.000141    6.217803 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002361    0.050426    0.519008    6.736810 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.050426    0.000103    6.736913 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.021089    0.044983    0.147382    6.884295 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.045363    0.002722    6.887016 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.076042    0.371259    0.788955    7.675971 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.373899    0.023473    7.699444 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              7.699444   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.530398    6.789349   library hold time
                                              6.789349   data required time
---------------------------------------------------------------------------------------------
                                              6.789349   data required time
                                             -7.699444   data arrival time
---------------------------------------------------------------------------------------------
                                              0.910095   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003282    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070149    0.000071    5.690071 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002273    0.050091    0.526557    6.216628 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.050091    0.000102    6.216730 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005086    0.064174    0.538158    6.754889 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.064174    0.000352    6.755240 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016651    0.040290    0.148648    6.903888 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.040486    0.001835    6.905723 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080806    0.391781    0.804427    7.710150 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.393894    0.021370    7.731521 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              7.731521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.527269    6.786220   library hold time
                                              6.786220   data required time
---------------------------------------------------------------------------------------------
                                              6.786220   data required time
                                             -7.731521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.945301   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004459    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070220    0.000104    5.440104 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005906    0.068264    0.551676    5.991781 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.068264    0.000370    5.992151 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004298    0.060021    0.540932    6.533083 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.060021    0.000300    6.533383 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018985    0.042690    0.149393    6.682776 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.043052    0.002473    6.685248 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.085260    0.412931    0.815726    7.500974 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.415743    0.025650    7.526624 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              7.526624   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002981    5.907497 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.228935    6.136432 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.022519    6.158951 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.258951   clock uncertainty
                                  0.000000    6.258951   clock reconvergence pessimism
                                  0.299879    6.558830   library hold time
                                              6.558830   data required time
---------------------------------------------------------------------------------------------
                                              6.558830   data required time
                                             -7.526624   data arrival time
---------------------------------------------------------------------------------------------
                                              0.967794   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.012361    4.965019 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.133954    5.098973 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001295    5.100268 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014135    0.088865    0.384827    5.485095 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.088878    0.001056    5.486152 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.104625    0.198779    5.684930 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.105638    0.007823    5.692753 v wbs_ack_o (out)
                                              5.692753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.692753   data arrival time
---------------------------------------------------------------------------------------------
                                              1.392753   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.030996    0.035503    1.842442    7.025302 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.035503    0.004176    7.029479 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191160    0.104829    0.175806    7.205285 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.105952    0.008241    7.213526 v wbs_dat_o[15] (out)
                                              7.213526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.213526   data arrival time
---------------------------------------------------------------------------------------------
                                              2.673526   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.039999    0.037259    1.845303    7.028163 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037830    0.006482    7.034645 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.104739    0.176841    7.211486 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.105832    0.008126    7.219612 v wbs_dat_o[14] (out)
                                              7.219612   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.219612   data arrival time
---------------------------------------------------------------------------------------------
                                              2.679612   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.041671    0.037435    1.845854    7.028714 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.038175    0.006988    7.035702 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.105051    0.176901    7.212604 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.106222    0.008424    7.221027 v wbs_dat_o[13] (out)
                                              7.221027   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.221027   data arrival time
---------------------------------------------------------------------------------------------
                                              2.681027   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047950    0.039268    1.847765    7.030625 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.040774    0.008468    7.039093 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.104311    0.178370    7.217463 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.105259    0.007554    7.225017 v wbs_dat_o[12] (out)
                                              7.225017   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.225017   data arrival time
---------------------------------------------------------------------------------------------
                                              2.685017   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050522    0.040358    1.848489    7.031349 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.042591    0.008567    7.039917 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191964    0.105504    0.178364    7.218280 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.106873    0.009118    7.227398 v wbs_dat_o[9] (out)
                                              7.227398   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.227398   data arrival time
---------------------------------------------------------------------------------------------
                                              2.687398   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.053065    0.041556    1.849366    7.032226 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.043733    0.008323    7.040549 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191258    0.104838    0.179383    7.219932 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.105933    0.008139    7.228070 v wbs_dat_o[10] (out)
                                              7.228070   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.228070   data arrival time
---------------------------------------------------------------------------------------------
                                              2.688070   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054859    0.041532    1.849838    7.032698 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.044525    0.008080    7.040778 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191493    0.105007    0.179657    7.220436 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.106148    0.008314    7.228749 v wbs_dat_o[11] (out)
                                              7.228749   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.228749   data arrival time
---------------------------------------------------------------------------------------------
                                              2.688749   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061168    0.044512    1.851166    7.034026 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.049662    0.008059    7.042085 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.104481    0.182044    7.224129 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.105473    0.007733    7.231863 v wbs_dat_o[8] (out)
                                              7.231863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.231863   data arrival time
---------------------------------------------------------------------------------------------
                                              2.691862   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061060    0.044991    1.850847    7.033708 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.050283    0.008122    7.041830 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191302    0.104946    0.181956    7.223786 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.106109    0.008388    7.232174 v wbs_dat_o[6] (out)
                                              7.232174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.232174   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692174   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061712    0.044644    1.851035    7.033895 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.050566    0.007990    7.041884 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.107509    0.186491    7.228375 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.108432    0.007482    7.235857 v wbs_dat_o[7] (out)
                                              7.235857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.235857   data arrival time
---------------------------------------------------------------------------------------------
                                              2.695857   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070748    0.050785    1.857311    7.040171 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.050785    0.006209    7.046381 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191838    0.105349    0.181990    7.228370 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.106637    0.008840    7.237210 v wbs_dat_o[26] (out)
                                              7.237210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.237210   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697210   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072508    0.052036    1.857655    7.040514 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.052039    0.006356    7.046870 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.104447    0.183032    7.229903 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.105438    0.007726    7.237629 v wbs_dat_o[21] (out)
                                              7.237629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.237629   data arrival time
---------------------------------------------------------------------------------------------
                                              2.697629   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075602    0.053152    1.858620    7.041480 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.053396    0.006762    7.048241 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191049    0.104777    0.183301    7.231542 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.105901    0.008238    7.239780 v wbs_dat_o[27] (out)
                                              7.239780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.239780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.699780   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061050    0.047125    1.849803    7.032663 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.057413    0.014348    7.047011 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191464    0.105021    0.185007    7.232018 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.106185    0.008395    7.240413 v wbs_dat_o[25] (out)
                                              7.240413   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.240413   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700413   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077117    0.054070    1.859463    7.042323 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.054222    0.006831    7.049153 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.105103    0.183472    7.232625 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.106334    0.008634    7.241259 v wbs_dat_o[0] (out)
                                              7.241259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.241259   data arrival time
---------------------------------------------------------------------------------------------
                                              2.701259   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061398    0.047082    1.849099    7.031959 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.059124    0.016563    7.048522 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191073    0.104746    0.185812    7.234334 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.105839    0.008126    7.242459 v wbs_dat_o[20] (out)
                                              7.242459   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.242459   data arrival time
---------------------------------------------------------------------------------------------
                                              2.702459   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080489    0.055487    1.859888    7.042748 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.056848    0.007875    7.050623 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191167    0.104787    0.184889    7.235512 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.105880    0.008126    7.243639 v wbs_dat_o[3] (out)
                                              7.243639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.243639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.703639   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.081885    0.056101    1.860461    7.043321 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.057388    0.007781    7.051102 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190864    0.104650    0.185016    7.236118 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.105741    0.008117    7.244234 v wbs_dat_o[2] (out)
                                              7.244234   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.244234   data arrival time
---------------------------------------------------------------------------------------------
                                              2.704234   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070013    0.054262    1.851686    7.034546 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.063465    0.014955    7.049501 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.104767    0.187652    7.237153 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.105860    0.008128    7.245281 v wbs_dat_o[16] (out)
                                              7.245281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.245281   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705281   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065742    0.049909    1.850591    7.033451 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.061412    0.016943    7.050394 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191284    0.104946    0.186613    7.237007 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.106119    0.008423    7.245430 v wbs_dat_o[17] (out)
                                              7.245430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.245430   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.087084    0.058781    1.862746    7.045607 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.059201    0.006534    7.052140 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.104258    0.186176    7.238316 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.105186    0.007470    7.245786 v wbs_dat_o[1] (out)
                                              7.245786   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.245786   data arrival time
---------------------------------------------------------------------------------------------
                                              2.705786   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066619    0.048309    1.850112    7.032972 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.062701    0.017987    7.050959 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.104751    0.187321    7.238280 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.105844    0.008126    7.246407 v wbs_dat_o[22] (out)
                                              7.246407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.246407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.706407   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069965    0.054281    1.851440    7.034300 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.064244    0.017481    7.051782 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191078    0.104748    0.187969    7.239751 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.105841    0.008126    7.247877 v wbs_dat_o[18] (out)
                                              7.247877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.247877   data arrival time
---------------------------------------------------------------------------------------------
                                              2.707877   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068474    0.050774    1.851958    7.034818 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.063128    0.017907    7.052726 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191186    0.104799    0.187533    7.240258 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.105893    0.008131    7.248389 v wbs_dat_o[4] (out)
                                              7.248389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.248389   data arrival time
---------------------------------------------------------------------------------------------
                                              2.708389   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068369    0.049385    1.851622    7.034482 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.063723    0.018546    7.053027 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.104327    0.188040    7.241067 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.105276    0.007557    7.248625 v wbs_dat_o[5] (out)
                                              7.248625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.248625   data arrival time
---------------------------------------------------------------------------------------------
                                              2.708625   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069010    0.048972    1.851188    7.034048 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.064028    0.019223    7.053271 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.104578    0.187991    7.241262 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.105613    0.007899    7.249162 v wbs_dat_o[19] (out)
                                              7.249162   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.249162   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709162   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069258    0.048950    1.850958    7.033818 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.064073    0.019955    7.053773 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191263    0.104928    0.187744    7.241518 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.106092    0.008388    7.249906 v wbs_dat_o[29] (out)
                                              7.249906   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.249906   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709906   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069886    0.049040    1.850927    7.033787 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.065428    0.020282    7.054070 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192159    0.105579    0.188070    7.242139 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.106935    0.009078    7.251218 v wbs_dat_o[24] (out)
                                              7.251218   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.251218   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711218   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075577    0.050090    1.851580    7.034441 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.070967    0.021815    7.056256 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.104332    0.191096    7.247352 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.105280    0.007556    7.254908 v wbs_dat_o[23] (out)
                                              7.254908   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.254908   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714908   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.075526    0.050063    1.851593    7.034453 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.070876    0.022003    7.056457 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191336    0.105074    0.190381    7.246838 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.106326    0.008705    7.255544 v wbs_dat_o[28] (out)
                                              7.255544   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.255544   data arrival time
---------------------------------------------------------------------------------------------
                                              2.715544   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.080372    0.050596    1.851416    7.034276 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.077906    0.026075    7.060350 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.104826    0.193513    7.253863 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.105987    0.008373    7.262236 v wbs_dat_o[31] (out)
                                              7.262236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.262236   data arrival time
---------------------------------------------------------------------------------------------
                                              2.722236   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.073255    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.013624    4.663624 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.289034    4.952658 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.099583    0.002697    4.955355 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.136558    0.150780    0.207132    5.162486 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.155732    0.020374    5.182860 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.085148    0.050907    1.851240    7.034100 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.083980    0.028526    7.062626 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191380    0.105047    0.196150    7.258776 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.106254    0.008544    7.267320 v wbs_dat_o[30] (out)
                                              7.267320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.267320   data arrival time
---------------------------------------------------------------------------------------------
                                              2.727320   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002670    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000144    0.000068   17.150066 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008670    0.057087    0.090690   17.240757 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.057104    0.000909   17.241667 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004800    0.031396    0.049521   17.291187 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.031396    0.000126   17.291313 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.291313   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.073255    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.638681    0.015058    5.585058 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.072515    0.099442    0.319459    5.904517 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.102254    0.013662    5.918179 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.014586    0.037322    0.148055    6.066234 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.037328    0.001431    6.067665 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.167665   clock uncertainty
                                  0.000000    6.167665   clock reconvergence pessimism
                                  0.314414    6.482079   library removal time
                                              6.482079   data required time
---------------------------------------------------------------------------------------------
                                              6.482079   data required time
                                            -17.291313   data arrival time
---------------------------------------------------------------------------------------------
                                             10.809235   slack (MET)



