<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<project source="3.8.0" version="1.0">
  This file is intended to be loaded by Logisim-evolution v3.8.0(https://github.com/logisim-evolution/).

  <lib desc="#Wiring" name="0">
    <tool name="Pin">
      <a name="appearance" val="classic"/>
      <a name="output" val="true"/>
    </tool>
    <tool name="Tunnel">
      <a name="facing" val="east"/>
    </tool>
    <tool name="Constant">
      <a name="facing" val="west"/>
    </tool>
  </lib>
  <lib desc="#Gates" name="1">
    <tool name="AND Gate">
      <a name="facing" val="north"/>
    </tool>
    <tool name="NOR Gate">
      <a name="facing" val="west"/>
    </tool>
    <tool name="XOR Gate">
      <a name="facing" val="north"/>
    </tool>
  </lib>
  <lib desc="#Plexers" name="2">
    <tool name="Multiplexer">
      <a name="facing" val="west"/>
    </tool>
  </lib>
  <lib desc="#Arithmetic" name="3"/>
  <lib desc="#Memory" name="4"/>
  <lib desc="#I/O" name="5"/>
  <lib desc="#TTL" name="6"/>
  <lib desc="#TCL" name="7"/>
  <lib desc="#Base" name="8"/>
  <lib desc="#BFH-Praktika" name="9"/>
  <lib desc="#Input/Output-Extra" name="10"/>
  <lib desc="#Soc" name="11"/>
  <main name="P0"/>
  <options>
    <a name="gateUndefined" val="ignore"/>
    <a name="simlimit" val="1000"/>
    <a name="simrand" val="0"/>
  </options>
  <mappings>
    <tool lib="8" map="Button2" name="Menu Tool"/>
    <tool lib="8" map="Button3" name="Menu Tool"/>
    <tool lib="8" map="Ctrl Button1" name="Menu Tool"/>
  </mappings>
  <toolbar>
    <tool lib="8" name="Poke Tool"/>
    <tool lib="8" name="Edit Tool"/>
    <tool lib="8" name="Wiring Tool"/>
    <tool lib="8" name="Text Tool"/>
    <sep/>
    <tool lib="0" name="Pin"/>
    <tool lib="0" name="Pin">
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </tool>
    <sep/>
    <tool lib="1" name="NOT Gate"/>
    <tool lib="1" name="AND Gate"/>
    <tool lib="1" name="OR Gate"/>
    <tool lib="1" name="XOR Gate"/>
    <tool lib="1" name="NAND Gate"/>
    <tool lib="1" name="NOR Gate"/>
    <sep/>
    <tool lib="4" name="D Flip-Flop"/>
    <tool lib="4" name="Register"/>
  </toolbar>
  <circuit name="components">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="components"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="8.0"/>
    <comp loc="(280,70)" name="dff">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="vhdl"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(290,220)" name="cnt_up_down_mod10">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="vhdl10"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(290,350)" name="cnt_up_down_mod6">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="vhdl6"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(620,200)" name="div_clk">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="vhdl_div"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <comp loc="(630,70)" name="debounce">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="vhdl_deb"/>
      <a name="labelvisible" val="true"/>
    </comp>
  </circuit>
  <circuit name="P0">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P0"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="8.0"/>
    <comp lib="0" loc="(280,110)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(280,90)" name="Pin">
      <a name="appearance" val="classic"/>
      <a name="facing" val="west"/>
      <a name="output" val="true"/>
    </comp>
    <comp lib="0" loc="(60,110)" name="Pin">
      <a name="appearance" val="classic"/>
    </comp>
    <comp lib="0" loc="(60,130)" name="Pin">
      <a name="appearance" val="classic"/>
    </comp>
    <comp lib="0" loc="(60,150)" name="Pin">
      <a name="appearance" val="classic"/>
    </comp>
    <comp lib="0" loc="(60,90)" name="Pin">
      <a name="appearance" val="classic"/>
    </comp>
    <comp loc="(280,90)" name="dff">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
  </circuit>
  <circuit name="P1">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P1"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(140,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,250)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,180)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,210)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,240)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(600,70)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="1" loc="(190,160)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(530,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF3"/>
    </comp>
    <comp lib="5" loc="(140,270)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,210)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,210)" name="Hex Digit Display"/>
    <comp loc="(420,250)" name="cnt_up_mod16">
      <a name="appearance" val="logisim_evolution"/>
      <a name="labelvisible" val="true"/>
    </comp>
    <wire from="(140,110)" to="(160,110)"/>
    <wire from="(140,270)" to="(190,270)"/>
    <wire from="(160,110)" to="(160,250)"/>
    <wire from="(160,250)" to="(200,250)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(190,160)"/>
    <wire from="(190,130)" to="(310,130)"/>
    <wire from="(190,190)" to="(190,270)"/>
    <wire from="(190,270)" to="(200,270)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,110)" to="(280,110)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(310,120)" to="(310,130)"/>
    <wire from="(310,130)" to="(430,130)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,110)" to="(400,110)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,250)" to="(450,250)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(430,130)" to="(550,130)"/>
    <wire from="(450,210)" to="(450,250)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,110)" to="(520,110)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(500,210)" to="(500,250)"/>
    <wire from="(500,250)" to="(570,250)"/>
    <wire from="(520,40)" to="(520,70)"/>
    <wire from="(520,40)" to="(590,40)"/>
    <wire from="(550,120)" to="(550,130)"/>
    <wire from="(580,110)" to="(590,110)"/>
    <wire from="(580,70)" to="(600,70)"/>
    <wire from="(590,150)" to="(600,150)"/>
    <wire from="(590,180)" to="(600,180)"/>
    <wire from="(590,210)" to="(600,210)"/>
    <wire from="(590,240)" to="(600,240)"/>
    <wire from="(590,40)" to="(590,110)"/>
  </circuit>
  <circuit name="P2">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P2"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(100,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,370)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,70)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(630,270)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(630,300)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(630,330)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(630,360)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="1" loc="(170,230)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(190,150)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(260,230)" name="AND Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(530,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF3"/>
    </comp>
    <comp lib="5" loc="(100,320)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(510,350)" name="Hex Digit Display"/>
    <comp lib="5" loc="(560,350)" name="Hex Digit Display"/>
    <comp loc="(410,300)" name="cnt_up_mod10">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(100,110)" to="(120,110)"/>
    <wire from="(100,320)" to="(170,320)"/>
    <wire from="(120,110)" to="(120,300)"/>
    <wire from="(120,110)" to="(160,110)"/>
    <wire from="(120,300)" to="(190,300)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(170,200)" to="(170,230)"/>
    <wire from="(170,260)" to="(170,320)"/>
    <wire from="(170,320)" to="(190,320)"/>
    <wire from="(190,120)" to="(190,140)"/>
    <wire from="(190,140)" to="(190,150)"/>
    <wire from="(190,140)" to="(310,140)"/>
    <wire from="(210,200)" to="(210,230)"/>
    <wire from="(210,230)" to="(260,230)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,110)" to="(280,110)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(310,120)" to="(310,140)"/>
    <wire from="(310,140)" to="(430,140)"/>
    <wire from="(310,210)" to="(360,210)"/>
    <wire from="(310,250)" to="(600,250)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,110)" to="(400,110)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,70)" to="(360,210)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(410,300)" to="(480,300)"/>
    <wire from="(430,120)" to="(430,140)"/>
    <wire from="(430,140)" to="(550,140)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,110)" to="(520,110)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(480,300)" to="(480,370)"/>
    <wire from="(480,370)" to="(510,370)"/>
    <wire from="(510,350)" to="(510,370)"/>
    <wire from="(520,40)" to="(520,70)"/>
    <wire from="(520,40)" to="(590,40)"/>
    <wire from="(550,120)" to="(550,140)"/>
    <wire from="(560,350)" to="(560,370)"/>
    <wire from="(560,370)" to="(600,370)"/>
    <wire from="(580,110)" to="(590,110)"/>
    <wire from="(580,70)" to="(600,70)"/>
    <wire from="(590,40)" to="(590,110)"/>
    <wire from="(600,70)" to="(600,250)"/>
    <wire from="(620,270)" to="(630,270)"/>
    <wire from="(620,300)" to="(630,300)"/>
    <wire from="(620,330)" to="(630,330)"/>
    <wire from="(620,360)" to="(630,360)"/>
  </circuit>
  <circuit name="P3">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P3"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(100,190)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,150)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,150)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,150)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(630,450)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(660,350)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(660,380)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(660,410)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(660,440)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="1" loc="(110,300)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(190,220)" name="OR Gate">
      <a name="facing" val="north"/>
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(210,300)" name="NOT Gate"/>
    <comp lib="1" loc="(290,260)" name="AND Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="1" loc="(680,70)" name="AND Gate">
      <a name="inputs" val="4"/>
      <a name="negate0" val="true"/>
      <a name="negate2" val="true"/>
    </comp>
    <comp lib="4" loc="(170,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(530,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF3"/>
    </comp>
    <comp lib="4" loc="(680,130)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(100,350)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(510,380)" name="Hex Digit Display"/>
    <comp lib="5" loc="(560,380)" name="Hex Digit Display"/>
    <comp loc="(460,330)" name="cnt_up_mod10_alarg">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(100,190)" to="(160,190)"/>
    <wire from="(100,350)" to="(110,350)"/>
    <wire from="(110,280)" to="(110,300)"/>
    <wire from="(110,280)" to="(170,280)"/>
    <wire from="(110,330)" to="(110,350)"/>
    <wire from="(110,350)" to="(240,350)"/>
    <wire from="(160,120)" to="(160,150)"/>
    <wire from="(160,120)" to="(230,120)"/>
    <wire from="(160,190)" to="(160,300)"/>
    <wire from="(160,300)" to="(160,330)"/>
    <wire from="(160,300)" to="(180,300)"/>
    <wire from="(160,330)" to="(240,330)"/>
    <wire from="(170,270)" to="(170,280)"/>
    <wire from="(190,200)" to="(190,220)"/>
    <wire from="(190,220)" to="(310,220)"/>
    <wire from="(190,270)" to="(190,290)"/>
    <wire from="(190,290)" to="(280,290)"/>
    <wire from="(210,270)" to="(240,270)"/>
    <wire from="(210,300)" to="(700,300)"/>
    <wire from="(220,150)" to="(240,150)"/>
    <wire from="(220,190)" to="(230,190)"/>
    <wire from="(230,120)" to="(230,190)"/>
    <wire from="(230,190)" to="(280,190)"/>
    <wire from="(240,230)" to="(240,270)"/>
    <wire from="(240,230)" to="(760,230)"/>
    <wire from="(240,50)" to="(240,150)"/>
    <wire from="(240,50)" to="(620,50)"/>
    <wire from="(280,120)" to="(280,150)"/>
    <wire from="(280,120)" to="(350,120)"/>
    <wire from="(280,260)" to="(280,290)"/>
    <wire from="(280,260)" to="(290,260)"/>
    <wire from="(310,200)" to="(310,220)"/>
    <wire from="(310,220)" to="(430,220)"/>
    <wire from="(340,150)" to="(360,150)"/>
    <wire from="(340,190)" to="(350,190)"/>
    <wire from="(340,240)" to="(360,240)"/>
    <wire from="(340,280)" to="(600,280)"/>
    <wire from="(350,120)" to="(350,190)"/>
    <wire from="(350,190)" to="(400,190)"/>
    <wire from="(360,150)" to="(360,240)"/>
    <wire from="(360,60)" to="(360,150)"/>
    <wire from="(360,60)" to="(630,60)"/>
    <wire from="(400,120)" to="(400,150)"/>
    <wire from="(400,120)" to="(470,120)"/>
    <wire from="(430,200)" to="(430,220)"/>
    <wire from="(430,220)" to="(550,220)"/>
    <wire from="(460,150)" to="(480,150)"/>
    <wire from="(460,190)" to="(470,190)"/>
    <wire from="(460,330)" to="(480,330)"/>
    <wire from="(470,120)" to="(470,190)"/>
    <wire from="(470,190)" to="(520,190)"/>
    <wire from="(480,330)" to="(480,400)"/>
    <wire from="(480,400)" to="(510,400)"/>
    <wire from="(480,80)" to="(480,150)"/>
    <wire from="(480,80)" to="(620,80)"/>
    <wire from="(510,380)" to="(510,400)"/>
    <wire from="(520,120)" to="(520,150)"/>
    <wire from="(520,120)" to="(590,120)"/>
    <wire from="(550,200)" to="(550,220)"/>
    <wire from="(560,380)" to="(560,450)"/>
    <wire from="(560,450)" to="(630,450)"/>
    <wire from="(580,150)" to="(600,150)"/>
    <wire from="(580,190)" to="(590,190)"/>
    <wire from="(590,120)" to="(590,190)"/>
    <wire from="(600,150)" to="(600,280)"/>
    <wire from="(600,90)" to="(600,150)"/>
    <wire from="(600,90)" to="(630,90)"/>
    <wire from="(650,350)" to="(660,350)"/>
    <wire from="(650,380)" to="(660,380)"/>
    <wire from="(650,410)" to="(660,410)"/>
    <wire from="(650,440)" to="(660,440)"/>
    <wire from="(680,70)" to="(700,70)"/>
    <wire from="(700,190)" to="(700,300)"/>
    <wire from="(700,70)" to="(700,130)"/>
    <wire from="(730,140)" to="(760,140)"/>
    <wire from="(760,140)" to="(760,230)"/>
  </circuit>
  <circuit name="P4">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P4"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(110,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,360)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(590,350)" name="Constant">
      <a name="facing" val="west"/>
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(600,260)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,290)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,320)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="1" loc="(170,210)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(190,140)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(280,220)" name="AND Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="5" loc="(110,260)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,320)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,320)" name="Hex Digit Display"/>
    <comp loc="(420,360)" name="cnt_up_mod6">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(110,110)" to="(130,110)"/>
    <wire from="(110,260)" to="(170,260)"/>
    <wire from="(130,110)" to="(130,360)"/>
    <wire from="(130,110)" to="(160,110)"/>
    <wire from="(130,360)" to="(200,360)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(170,190)" to="(170,210)"/>
    <wire from="(170,240)" to="(170,260)"/>
    <wire from="(170,260)" to="(170,380)"/>
    <wire from="(170,380)" to="(200,380)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(190,140)"/>
    <wire from="(190,130)" to="(310,130)"/>
    <wire from="(210,190)" to="(210,220)"/>
    <wire from="(210,220)" to="(280,220)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,110)" to="(280,110)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(310,120)" to="(310,130)"/>
    <wire from="(310,130)" to="(430,130)"/>
    <wire from="(330,200)" to="(360,200)"/>
    <wire from="(330,240)" to="(480,240)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,110)" to="(400,110)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,70)" to="(360,200)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,360)" to="(450,360)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(450,320)" to="(450,360)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(480,70)" to="(480,240)"/>
    <wire from="(500,320)" to="(500,360)"/>
    <wire from="(500,360)" to="(570,360)"/>
    <wire from="(590,260)" to="(600,260)"/>
    <wire from="(590,290)" to="(600,290)"/>
    <wire from="(590,320)" to="(600,320)"/>
  </circuit>
  <circuit name="P5">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P5"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(110,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,360)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(590,350)" name="Constant">
      <a name="facing" val="west"/>
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(600,260)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,290)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,320)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="1" loc="(170,320)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(190,260)" name="OR Gate">
      <a name="facing" val="north"/>
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(210,220)" name="NOT Gate"/>
    <comp lib="1" loc="(250,330)" name="AND Gate">
      <a name="facing" val="west"/>
    </comp>
    <comp lib="1" loc="(590,30)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="negate0" val="true"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(590,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(110,370)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,320)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,320)" name="Hex Digit Display"/>
    <comp loc="(420,400)" name="cnt_up_mod6_alarg">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(110,110)" to="(130,110)"/>
    <wire from="(110,370)" to="(170,370)"/>
    <wire from="(130,110)" to="(130,400)"/>
    <wire from="(130,110)" to="(160,110)"/>
    <wire from="(130,400)" to="(200,400)"/>
    <wire from="(160,110)" to="(160,220)"/>
    <wire from="(160,220)" to="(180,220)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(170,310)" to="(170,320)"/>
    <wire from="(170,350)" to="(170,370)"/>
    <wire from="(170,370)" to="(170,420)"/>
    <wire from="(170,420)" to="(200,420)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(190,260)"/>
    <wire from="(190,130)" to="(310,130)"/>
    <wire from="(190,310)" to="(190,330)"/>
    <wire from="(190,330)" to="(250,330)"/>
    <wire from="(210,220)" to="(610,220)"/>
    <wire from="(210,310)" to="(240,310)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,110)" to="(280,110)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(240,10)" to="(240,70)"/>
    <wire from="(240,10)" to="(530,10)"/>
    <wire from="(240,240)" to="(240,310)"/>
    <wire from="(240,240)" to="(650,240)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(300,310)" to="(360,310)"/>
    <wire from="(300,350)" to="(420,350)"/>
    <wire from="(310,120)" to="(310,130)"/>
    <wire from="(310,130)" to="(430,130)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,110)" to="(400,110)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,30)" to="(360,70)"/>
    <wire from="(360,30)" to="(540,30)"/>
    <wire from="(360,70)" to="(360,310)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,190)" to="(420,350)"/>
    <wire from="(420,190)" to="(480,190)"/>
    <wire from="(420,400)" to="(450,400)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(450,320)" to="(450,400)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(480,50)" to="(480,70)"/>
    <wire from="(480,50)" to="(540,50)"/>
    <wire from="(480,70)" to="(480,190)"/>
    <wire from="(500,320)" to="(500,360)"/>
    <wire from="(500,360)" to="(570,360)"/>
    <wire from="(590,260)" to="(600,260)"/>
    <wire from="(590,290)" to="(600,290)"/>
    <wire from="(590,30)" to="(610,30)"/>
    <wire from="(590,320)" to="(600,320)"/>
    <wire from="(610,200)" to="(610,220)"/>
    <wire from="(610,30)" to="(610,140)"/>
    <wire from="(640,150)" to="(650,150)"/>
    <wire from="(650,150)" to="(650,240)"/>
  </circuit>
  <circuit name="P6">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P6"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(140,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,250)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,180)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,210)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,240)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(600,70)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="1" loc="(190,160)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(530,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF3"/>
    </comp>
    <comp lib="5" loc="(140,270)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,210)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,210)" name="Hex Digit Display"/>
    <comp loc="(420,250)" name="cnt_down_mod16">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(140,110)" to="(160,110)"/>
    <wire from="(140,270)" to="(190,270)"/>
    <wire from="(160,110)" to="(160,250)"/>
    <wire from="(160,250)" to="(200,250)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(190,160)"/>
    <wire from="(190,130)" to="(310,130)"/>
    <wire from="(190,190)" to="(190,270)"/>
    <wire from="(190,270)" to="(200,270)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(240,110)" to="(280,110)"/>
    <wire from="(240,70)" to="(240,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(310,120)" to="(310,130)"/>
    <wire from="(310,130)" to="(430,130)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,110)" to="(400,110)"/>
    <wire from="(360,70)" to="(360,110)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,250)" to="(450,250)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(430,130)" to="(550,130)"/>
    <wire from="(450,210)" to="(450,250)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(480,110)" to="(520,110)"/>
    <wire from="(480,70)" to="(480,110)"/>
    <wire from="(500,210)" to="(500,250)"/>
    <wire from="(500,250)" to="(570,250)"/>
    <wire from="(520,40)" to="(520,70)"/>
    <wire from="(520,40)" to="(590,40)"/>
    <wire from="(550,120)" to="(550,130)"/>
    <wire from="(580,110)" to="(590,110)"/>
    <wire from="(580,70)" to="(600,70)"/>
    <wire from="(590,150)" to="(600,150)"/>
    <wire from="(590,180)" to="(600,180)"/>
    <wire from="(590,210)" to="(600,210)"/>
    <wire from="(590,240)" to="(600,240)"/>
    <wire from="(590,40)" to="(590,110)"/>
  </circuit>
  <circuit name="P7">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P7"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(140,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,260)" name="Tunnel">
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,360)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,260)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,290)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,320)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,350)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(600,70)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(680,130)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(680,200)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(680,50)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(680,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,310)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="1" loc="(190,290)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(310,180)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(790,70)" name="AND Gate">
      <a name="inputs" val="4"/>
      <a name="label" val="F"/>
    </comp>
    <comp lib="1" loc="(800,180)" name="NOR Gate">
      <a name="inputs" val="4"/>
      <a name="label" val="ZR"/>
    </comp>
    <comp lib="1" loc="(900,230)" name="AND Gate">
      <a name="label" val="R"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(530,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF3"/>
    </comp>
    <comp lib="4" loc="(790,240)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(140,360)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,320)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,320)" name="Hex Digit Display"/>
    <comp loc="(420,340)" name="cnt_down_mod10">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(140,110)" to="(150,110)"/>
    <wire from="(140,360)" to="(190,360)"/>
    <wire from="(150,110)" to="(150,340)"/>
    <wire from="(150,110)" to="(160,110)"/>
    <wire from="(150,340)" to="(200,340)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(190,120)" to="(190,160)"/>
    <wire from="(190,160)" to="(190,260)"/>
    <wire from="(190,160)" to="(550,160)"/>
    <wire from="(190,260)" to="(190,290)"/>
    <wire from="(190,260)" to="(290,260)"/>
    <wire from="(190,30)" to="(190,60)"/>
    <wire from="(190,30)" to="(380,30)"/>
    <wire from="(190,320)" to="(190,360)"/>
    <wire from="(190,360)" to="(200,360)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(240,110)" to="(280,110)"/>
    <wire from="(240,70)" to="(240,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(290,230)" to="(290,260)"/>
    <wire from="(310,120)" to="(310,130)"/>
    <wire from="(310,130)" to="(310,180)"/>
    <wire from="(310,130)" to="(380,130)"/>
    <wire from="(330,230)" to="(330,260)"/>
    <wire from="(330,260)" to="(360,260)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,110)" to="(400,110)"/>
    <wire from="(360,70)" to="(360,110)"/>
    <wire from="(380,130)" to="(430,130)"/>
    <wire from="(380,30)" to="(380,130)"/>
    <wire from="(380,30)" to="(550,30)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,340)" to="(450,340)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(450,320)" to="(450,340)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(480,110)" to="(520,110)"/>
    <wire from="(480,70)" to="(480,110)"/>
    <wire from="(500,320)" to="(500,360)"/>
    <wire from="(500,360)" to="(570,360)"/>
    <wire from="(520,40)" to="(520,70)"/>
    <wire from="(520,40)" to="(590,40)"/>
    <wire from="(550,120)" to="(550,160)"/>
    <wire from="(550,30)" to="(550,60)"/>
    <wire from="(580,110)" to="(590,110)"/>
    <wire from="(580,70)" to="(600,70)"/>
    <wire from="(590,260)" to="(600,260)"/>
    <wire from="(590,290)" to="(600,290)"/>
    <wire from="(590,320)" to="(600,320)"/>
    <wire from="(590,350)" to="(600,350)"/>
    <wire from="(590,40)" to="(590,110)"/>
    <wire from="(680,130)" to="(710,130)"/>
    <wire from="(680,200)" to="(720,200)"/>
    <wire from="(680,50)" to="(690,50)"/>
    <wire from="(680,90)" to="(700,90)"/>
    <wire from="(690,160)" to="(740,160)"/>
    <wire from="(690,50)" to="(690,160)"/>
    <wire from="(690,50)" to="(740,50)"/>
    <wire from="(700,170)" to="(740,170)"/>
    <wire from="(700,310)" to="(810,310)"/>
    <wire from="(700,60)" to="(700,90)"/>
    <wire from="(700,60)" to="(740,60)"/>
    <wire from="(700,90)" to="(700,170)"/>
    <wire from="(710,130)" to="(710,190)"/>
    <wire from="(710,190)" to="(740,190)"/>
    <wire from="(710,80)" to="(710,130)"/>
    <wire from="(710,80)" to="(740,80)"/>
    <wire from="(720,200)" to="(740,200)"/>
    <wire from="(720,90)" to="(720,200)"/>
    <wire from="(720,90)" to="(740,90)"/>
    <wire from="(790,70)" to="(830,70)"/>
    <wire from="(800,180)" to="(810,180)"/>
    <wire from="(810,180)" to="(810,240)"/>
    <wire from="(810,300)" to="(810,310)"/>
    <wire from="(810,310)" to="(910,310)"/>
    <wire from="(830,210)" to="(850,210)"/>
    <wire from="(830,70)" to="(830,210)"/>
    <wire from="(840,250)" to="(850,250)"/>
    <wire from="(900,230)" to="(910,230)"/>
    <wire from="(910,230)" to="(910,310)"/>
  </circuit>
  <circuit name="P8">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P8"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(1050,150)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(170,300)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(180,80)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(290,300)" name="Tunnel">
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(300,80)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(420,80)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(510,370)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(540,270)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(540,300)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(540,330)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(540,360)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(540,80)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(620,100)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(620,140)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(620,210)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(620,60)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(640,320)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(80,120)" name="Clock"/>
    <comp lib="0" loc="(890,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(890,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(890,30)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(890,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="1" loc="(130,220)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(130,300)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(190,440)" name="NOT Gate"/>
    <comp lib="1" loc="(250,210)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(730,80)" name="AND Gate">
      <a name="inputs" val="4"/>
    </comp>
    <comp lib="1" loc="(740,190)" name="NOR Gate">
      <a name="inputs" val="4"/>
    </comp>
    <comp lib="1" loc="(840,240)" name="AND Gate"/>
    <comp lib="1" loc="(980,80)" name="AND Gate">
      <a name="inputs" val="4"/>
      <a name="negate0" val="true"/>
      <a name="negate2" val="true"/>
    </comp>
    <comp lib="4" loc="(110,70)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(230,70)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(350,70)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(470,70)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(730,250)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(980,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(390,330)" name="Hex Digit Display"/>
    <comp lib="5" loc="(440,330)" name="Hex Digit Display"/>
    <comp lib="5" loc="(80,370)" name="Button">
      <a name="press" val="passive"/>
    </comp>
    <comp loc="(360,350)" name="cnt_down_mod10_alarg">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(100,50)" to="(100,80)"/>
    <wire from="(100,50)" to="(170,50)"/>
    <wire from="(1000,200)" to="(1000,440)"/>
    <wire from="(1000,80)" to="(1000,140)"/>
    <wire from="(1030,150)" to="(1050,150)"/>
    <wire from="(110,270)" to="(110,280)"/>
    <wire from="(110,280)" to="(130,280)"/>
    <wire from="(130,130)" to="(130,170)"/>
    <wire from="(130,170)" to="(130,200)"/>
    <wire from="(130,170)" to="(490,170)"/>
    <wire from="(130,200)" to="(130,220)"/>
    <wire from="(130,200)" to="(200,200)"/>
    <wire from="(130,280)" to="(130,300)"/>
    <wire from="(130,330)" to="(130,370)"/>
    <wire from="(130,370)" to="(140,370)"/>
    <wire from="(130,40)" to="(130,70)"/>
    <wire from="(130,40)" to="(320,40)"/>
    <wire from="(150,270)" to="(150,300)"/>
    <wire from="(150,300)" to="(170,300)"/>
    <wire from="(160,120)" to="(170,120)"/>
    <wire from="(160,80)" to="(180,80)"/>
    <wire from="(170,50)" to="(170,120)"/>
    <wire from="(180,120)" to="(220,120)"/>
    <wire from="(180,80)" to="(180,120)"/>
    <wire from="(190,440)" to="(1000,440)"/>
    <wire from="(200,200)" to="(200,280)"/>
    <wire from="(200,280)" to="(230,280)"/>
    <wire from="(220,50)" to="(220,80)"/>
    <wire from="(220,50)" to="(290,50)"/>
    <wire from="(230,260)" to="(230,280)"/>
    <wire from="(250,130)" to="(250,140)"/>
    <wire from="(250,140)" to="(250,210)"/>
    <wire from="(250,140)" to="(320,140)"/>
    <wire from="(270,260)" to="(270,300)"/>
    <wire from="(270,300)" to="(290,300)"/>
    <wire from="(280,120)" to="(290,120)"/>
    <wire from="(280,80)" to="(300,80)"/>
    <wire from="(290,50)" to="(290,120)"/>
    <wire from="(300,120)" to="(340,120)"/>
    <wire from="(300,80)" to="(300,120)"/>
    <wire from="(320,140)" to="(370,140)"/>
    <wire from="(320,40)" to="(320,140)"/>
    <wire from="(320,40)" to="(490,40)"/>
    <wire from="(340,50)" to="(340,80)"/>
    <wire from="(340,50)" to="(410,50)"/>
    <wire from="(360,350)" to="(390,350)"/>
    <wire from="(370,130)" to="(370,140)"/>
    <wire from="(390,330)" to="(390,350)"/>
    <wire from="(400,120)" to="(410,120)"/>
    <wire from="(400,80)" to="(420,80)"/>
    <wire from="(410,50)" to="(410,120)"/>
    <wire from="(420,120)" to="(460,120)"/>
    <wire from="(420,80)" to="(420,120)"/>
    <wire from="(440,330)" to="(440,370)"/>
    <wire from="(440,370)" to="(510,370)"/>
    <wire from="(460,50)" to="(460,80)"/>
    <wire from="(460,50)" to="(530,50)"/>
    <wire from="(490,130)" to="(490,170)"/>
    <wire from="(490,40)" to="(490,70)"/>
    <wire from="(520,120)" to="(530,120)"/>
    <wire from="(520,80)" to="(540,80)"/>
    <wire from="(530,270)" to="(540,270)"/>
    <wire from="(530,300)" to="(540,300)"/>
    <wire from="(530,330)" to="(540,330)"/>
    <wire from="(530,360)" to="(540,360)"/>
    <wire from="(530,50)" to="(530,120)"/>
    <wire from="(620,100)" to="(640,100)"/>
    <wire from="(620,140)" to="(650,140)"/>
    <wire from="(620,210)" to="(660,210)"/>
    <wire from="(620,60)" to="(630,60)"/>
    <wire from="(630,170)" to="(680,170)"/>
    <wire from="(630,60)" to="(630,170)"/>
    <wire from="(630,60)" to="(680,60)"/>
    <wire from="(640,100)" to="(640,180)"/>
    <wire from="(640,180)" to="(680,180)"/>
    <wire from="(640,320)" to="(750,320)"/>
    <wire from="(640,70)" to="(640,100)"/>
    <wire from="(640,70)" to="(680,70)"/>
    <wire from="(650,140)" to="(650,200)"/>
    <wire from="(650,200)" to="(680,200)"/>
    <wire from="(650,90)" to="(650,140)"/>
    <wire from="(650,90)" to="(680,90)"/>
    <wire from="(660,100)" to="(660,210)"/>
    <wire from="(660,100)" to="(680,100)"/>
    <wire from="(660,210)" to="(680,210)"/>
    <wire from="(730,80)" to="(770,80)"/>
    <wire from="(740,190)" to="(750,190)"/>
    <wire from="(750,190)" to="(750,250)"/>
    <wire from="(750,310)" to="(750,320)"/>
    <wire from="(750,320)" to="(850,320)"/>
    <wire from="(770,220)" to="(790,220)"/>
    <wire from="(770,80)" to="(770,220)"/>
    <wire from="(780,260)" to="(790,260)"/>
    <wire from="(80,120)" to="(90,120)"/>
    <wire from="(80,370)" to="(130,370)"/>
    <wire from="(840,240)" to="(850,240)"/>
    <wire from="(850,240)" to="(850,320)"/>
    <wire from="(890,110)" to="(900,110)"/>
    <wire from="(890,150)" to="(910,150)"/>
    <wire from="(890,30)" to="(890,60)"/>
    <wire from="(890,60)" to="(920,60)"/>
    <wire from="(890,70)" to="(930,70)"/>
    <wire from="(90,120)" to="(100,120)"/>
    <wire from="(90,120)" to="(90,350)"/>
    <wire from="(90,350)" to="(140,350)"/>
    <wire from="(90,350)" to="(90,440)"/>
    <wire from="(90,440)" to="(160,440)"/>
    <wire from="(900,90)" to="(900,110)"/>
    <wire from="(900,90)" to="(920,90)"/>
    <wire from="(910,100)" to="(910,150)"/>
    <wire from="(910,100)" to="(930,100)"/>
    <wire from="(980,80)" to="(1000,80)"/>
  </circuit>
  <circuit name="P9">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P9"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(140,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,260)" name="Tunnel">
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,360)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,260)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,290)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,320)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,350)" name="Constant">
      <a name="facing" val="west"/>
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(680,130)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(680,50)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(680,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,310)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="1" loc="(190,290)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(310,180)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(800,170)" name="NOR Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="ZR"/>
    </comp>
    <comp lib="1" loc="(800,70)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="F"/>
    </comp>
    <comp lib="1" loc="(900,230)" name="AND Gate">
      <a name="label" val="R"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(790,240)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(140,360)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,320)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,320)" name="Hex Digit Display"/>
    <comp loc="(420,340)" name="cnt_down_mod6">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(140,110)" to="(150,110)"/>
    <wire from="(140,360)" to="(190,360)"/>
    <wire from="(150,110)" to="(150,340)"/>
    <wire from="(150,110)" to="(160,110)"/>
    <wire from="(150,340)" to="(200,340)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(190,260)"/>
    <wire from="(190,130)" to="(430,130)"/>
    <wire from="(190,260)" to="(190,290)"/>
    <wire from="(190,260)" to="(290,260)"/>
    <wire from="(190,30)" to="(190,60)"/>
    <wire from="(190,30)" to="(380,30)"/>
    <wire from="(190,320)" to="(190,360)"/>
    <wire from="(190,360)" to="(200,360)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(240,110)" to="(280,110)"/>
    <wire from="(240,70)" to="(240,110)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(290,230)" to="(290,260)"/>
    <wire from="(310,120)" to="(310,160)"/>
    <wire from="(310,160)" to="(310,180)"/>
    <wire from="(310,160)" to="(380,160)"/>
    <wire from="(330,230)" to="(330,260)"/>
    <wire from="(330,260)" to="(360,260)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,110)" to="(400,110)"/>
    <wire from="(360,70)" to="(360,110)"/>
    <wire from="(380,30)" to="(380,160)"/>
    <wire from="(380,30)" to="(430,30)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,340)" to="(450,340)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(430,30)" to="(430,60)"/>
    <wire from="(450,320)" to="(450,340)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(500,320)" to="(500,360)"/>
    <wire from="(500,360)" to="(570,360)"/>
    <wire from="(590,260)" to="(600,260)"/>
    <wire from="(590,290)" to="(600,290)"/>
    <wire from="(590,320)" to="(600,320)"/>
    <wire from="(590,350)" to="(600,350)"/>
    <wire from="(680,130)" to="(710,130)"/>
    <wire from="(680,50)" to="(690,50)"/>
    <wire from="(680,90)" to="(700,90)"/>
    <wire from="(690,150)" to="(740,150)"/>
    <wire from="(690,50)" to="(690,150)"/>
    <wire from="(690,50)" to="(750,50)"/>
    <wire from="(700,170)" to="(740,170)"/>
    <wire from="(700,310)" to="(810,310)"/>
    <wire from="(700,70)" to="(700,90)"/>
    <wire from="(700,70)" to="(750,70)"/>
    <wire from="(700,90)" to="(700,170)"/>
    <wire from="(710,130)" to="(710,190)"/>
    <wire from="(710,190)" to="(740,190)"/>
    <wire from="(710,90)" to="(710,130)"/>
    <wire from="(710,90)" to="(750,90)"/>
    <wire from="(800,170)" to="(810,170)"/>
    <wire from="(800,70)" to="(830,70)"/>
    <wire from="(810,170)" to="(810,240)"/>
    <wire from="(810,300)" to="(810,310)"/>
    <wire from="(810,310)" to="(910,310)"/>
    <wire from="(830,210)" to="(850,210)"/>
    <wire from="(830,70)" to="(830,210)"/>
    <wire from="(840,250)" to="(850,250)"/>
    <wire from="(900,230)" to="(910,230)"/>
    <wire from="(910,230)" to="(910,310)"/>
  </circuit>
  <circuit name="P10">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P10"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(1050,150)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(140,110)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(240,290)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(240,70)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(360,260)" name="Tunnel">
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(360,70)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(480,70)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(570,360)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(600,260)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(600,290)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,320)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(600,350)" name="Constant">
      <a name="facing" val="west"/>
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(680,130)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(680,50)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(680,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,310)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RSTD"/>
    </comp>
    <comp lib="0" loc="(890,120)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(890,30)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(890,80)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="1" loc="(190,290)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(200,440)" name="NOT Gate"/>
    <comp lib="1" loc="(210,200)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(310,180)" name="OR Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(800,170)" name="NOR Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="ZR"/>
    </comp>
    <comp lib="1" loc="(800,70)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="F"/>
    </comp>
    <comp lib="1" loc="(900,230)" name="AND Gate">
      <a name="label" val="R"/>
    </comp>
    <comp lib="1" loc="(980,80)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="negate0" val="true"/>
    </comp>
    <comp lib="4" loc="(170,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF0"/>
    </comp>
    <comp lib="4" loc="(290,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF1"/>
    </comp>
    <comp lib="4" loc="(410,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF2"/>
    </comp>
    <comp lib="4" loc="(790,240)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="4" loc="(980,140)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp lib="5" loc="(140,360)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(450,320)" name="Hex Digit Display"/>
    <comp lib="5" loc="(500,320)" name="Hex Digit Display"/>
    <comp loc="(420,340)" name="cnt_down_mod6_alarg">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(1000,200)" to="(1000,440)"/>
    <wire from="(1000,80)" to="(1000,140)"/>
    <wire from="(1030,150)" to="(1050,150)"/>
    <wire from="(140,110)" to="(150,110)"/>
    <wire from="(140,360)" to="(190,360)"/>
    <wire from="(150,110)" to="(150,340)"/>
    <wire from="(150,110)" to="(160,110)"/>
    <wire from="(150,340)" to="(150,440)"/>
    <wire from="(150,340)" to="(200,340)"/>
    <wire from="(150,440)" to="(170,440)"/>
    <wire from="(160,40)" to="(160,70)"/>
    <wire from="(160,40)" to="(230,40)"/>
    <wire from="(190,120)" to="(190,130)"/>
    <wire from="(190,130)" to="(210,130)"/>
    <wire from="(190,250)" to="(190,290)"/>
    <wire from="(190,30)" to="(190,60)"/>
    <wire from="(190,30)" to="(380,30)"/>
    <wire from="(190,320)" to="(190,360)"/>
    <wire from="(190,360)" to="(200,360)"/>
    <wire from="(200,440)" to="(1000,440)"/>
    <wire from="(210,130)" to="(210,180)"/>
    <wire from="(210,130)" to="(430,130)"/>
    <wire from="(210,180)" to="(210,200)"/>
    <wire from="(210,180)" to="(260,180)"/>
    <wire from="(220,110)" to="(230,110)"/>
    <wire from="(220,70)" to="(240,70)"/>
    <wire from="(230,250)" to="(230,290)"/>
    <wire from="(230,290)" to="(240,290)"/>
    <wire from="(230,40)" to="(230,110)"/>
    <wire from="(240,110)" to="(280,110)"/>
    <wire from="(240,70)" to="(240,110)"/>
    <wire from="(260,180)" to="(260,260)"/>
    <wire from="(260,260)" to="(290,260)"/>
    <wire from="(280,40)" to="(280,70)"/>
    <wire from="(280,40)" to="(350,40)"/>
    <wire from="(290,230)" to="(290,260)"/>
    <wire from="(310,120)" to="(310,160)"/>
    <wire from="(310,160)" to="(310,180)"/>
    <wire from="(310,160)" to="(380,160)"/>
    <wire from="(330,230)" to="(330,260)"/>
    <wire from="(330,260)" to="(360,260)"/>
    <wire from="(340,110)" to="(350,110)"/>
    <wire from="(340,70)" to="(360,70)"/>
    <wire from="(350,40)" to="(350,110)"/>
    <wire from="(360,110)" to="(400,110)"/>
    <wire from="(360,70)" to="(360,110)"/>
    <wire from="(380,30)" to="(380,160)"/>
    <wire from="(380,30)" to="(430,30)"/>
    <wire from="(400,40)" to="(400,70)"/>
    <wire from="(400,40)" to="(470,40)"/>
    <wire from="(420,340)" to="(450,340)"/>
    <wire from="(430,120)" to="(430,130)"/>
    <wire from="(430,30)" to="(430,60)"/>
    <wire from="(450,320)" to="(450,340)"/>
    <wire from="(460,110)" to="(470,110)"/>
    <wire from="(460,70)" to="(480,70)"/>
    <wire from="(470,40)" to="(470,110)"/>
    <wire from="(500,320)" to="(500,360)"/>
    <wire from="(500,360)" to="(570,360)"/>
    <wire from="(590,260)" to="(600,260)"/>
    <wire from="(590,290)" to="(600,290)"/>
    <wire from="(590,320)" to="(600,320)"/>
    <wire from="(590,350)" to="(600,350)"/>
    <wire from="(680,130)" to="(710,130)"/>
    <wire from="(680,50)" to="(690,50)"/>
    <wire from="(680,90)" to="(700,90)"/>
    <wire from="(690,150)" to="(740,150)"/>
    <wire from="(690,50)" to="(690,150)"/>
    <wire from="(690,50)" to="(750,50)"/>
    <wire from="(700,170)" to="(740,170)"/>
    <wire from="(700,310)" to="(810,310)"/>
    <wire from="(700,70)" to="(700,90)"/>
    <wire from="(700,70)" to="(750,70)"/>
    <wire from="(700,90)" to="(700,170)"/>
    <wire from="(710,130)" to="(710,190)"/>
    <wire from="(710,190)" to="(740,190)"/>
    <wire from="(710,90)" to="(710,130)"/>
    <wire from="(710,90)" to="(750,90)"/>
    <wire from="(800,170)" to="(810,170)"/>
    <wire from="(800,70)" to="(830,70)"/>
    <wire from="(810,170)" to="(810,240)"/>
    <wire from="(810,300)" to="(810,310)"/>
    <wire from="(810,310)" to="(910,310)"/>
    <wire from="(830,210)" to="(850,210)"/>
    <wire from="(830,70)" to="(830,210)"/>
    <wire from="(840,250)" to="(850,250)"/>
    <wire from="(890,120)" to="(900,120)"/>
    <wire from="(890,30)" to="(890,60)"/>
    <wire from="(890,60)" to="(920,60)"/>
    <wire from="(890,80)" to="(930,80)"/>
    <wire from="(900,100)" to="(900,120)"/>
    <wire from="(900,100)" to="(930,100)"/>
    <wire from="(900,230)" to="(910,230)"/>
    <wire from="(910,230)" to="(910,310)"/>
    <wire from="(980,80)" to="(1000,80)"/>
  </circuit>
  <circuit name="P11">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P11"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="8.0"/>
    <comp lib="0" loc="(100,210)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="ZN"/>
    </comp>
    <comp lib="0" loc="(1040,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3N"/>
    </comp>
    <comp lib="0" loc="(1080,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(110,470)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="Z"/>
    </comp>
    <comp lib="0" loc="(1120,130)" name="Tunnel">
      <a name="label" val="Q3N"/>
    </comp>
    <comp lib="0" loc="(1130,90)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(120,250)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_UP"/>
    </comp>
    <comp lib="0" loc="(130,290)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(150,40)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST2"/>
    </comp>
    <comp lib="0" loc="(170,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(170,390)" name="Tunnel">
      <a name="label" val="CLKN"/>
    </comp>
    <comp lib="0" loc="(170,420)" name="Tunnel">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(170,450)" name="Tunnel">
      <a name="label" val="ZN"/>
    </comp>
    <comp lib="0" loc="(170,530)" name="Tunnel">
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(210,130)" name="Tunnel">
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="0" loc="(210,260)" name="Tunnel">
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(220,90)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(270,340)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Z"/>
    </comp>
    <comp lib="0" loc="(280,380)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(290,300)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(290,430)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(290,470)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(290,510)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(290,570)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(300,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(300,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(310,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="0" loc="(330,730)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_UP"/>
    </comp>
    <comp lib="0" loc="(340,180)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="ZN"/>
    </comp>
    <comp lib="0" loc="(360,660)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_DOWN"/>
    </comp>
    <comp lib="0" loc="(370,230)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(390,270)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(420,690)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(420,730)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(420,770)" name="Tunnel">
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(440,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(470,590)" name="Tunnel">
      <a name="label" val="Q_DOWN"/>
    </comp>
    <comp lib="0" loc="(480,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST3"/>
    </comp>
    <comp lib="0" loc="(480,220)" name="Tunnel">
      <a name="label" val="RST2"/>
    </comp>
    <comp lib="0" loc="(520,130)" name="Tunnel">
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(520,270)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_DOWN"/>
    </comp>
    <comp lib="0" loc="(530,90)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(560,550)" name="Tunnel">
      <a name="facing" val="south"/>
      <a name="label" val="Q_DOWN"/>
    </comp>
    <comp lib="0" loc="(600,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(610,190)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(610,260)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST2"/>
    </comp>
    <comp lib="0" loc="(610,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(630,220)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(640,590)" name="Tunnel">
      <a name="facing" val="south"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(670,380)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(690,220)" name="Tunnel">
      <a name="label" val="RST3"/>
    </comp>
    <comp lib="0" loc="(700,280)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(700,310)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,340)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(700,370)" name="Tunnel">
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(710,430)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(710,470)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(710,510)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(710,550)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q3"/>
    </comp>
    <comp lib="0" loc="(740,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2N"/>
    </comp>
    <comp lib="0" loc="(780,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST3"/>
    </comp>
    <comp lib="0" loc="(80,420)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(820,130)" name="Tunnel">
      <a name="label" val="Q2N"/>
    </comp>
    <comp lib="0" loc="(820,620)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="CLKN"/>
    </comp>
    <comp lib="0" loc="(830,90)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(870,550)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(90,130)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(90,530)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(90,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="0" loc="(900,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(900,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(910,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2N"/>
    </comp>
    <comp lib="1" loc="(150,390)" name="NOT Gate"/>
    <comp lib="1" loc="(160,450)" name="NOT Gate"/>
    <comp lib="1" loc="(200,260)" name="OR Gate">
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(340,730)" name="AND Gate">
      <a name="facing" val="west"/>
      <a name="inputs" val="3"/>
      <a name="negate2" val="true"/>
    </comp>
    <comp lib="1" loc="(420,450)" name="AND Gate">
      <a name="inputs" val="4"/>
      <a name="label" val="F"/>
    </comp>
    <comp lib="1" loc="(430,550)" name="NOR Gate">
      <a name="inputs" val="4"/>
      <a name="label" val="ZR"/>
    </comp>
    <comp lib="1" loc="(470,220)" name="OR Gate">
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(620,650)" name="AND Gate">
      <a name="facing" val="south"/>
      <a name="inputs" val="3"/>
      <a name="label" val="R"/>
    </comp>
    <comp lib="1" loc="(680,220)" name="OR Gate">
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(800,480)" name="AND Gate">
      <a name="inputs" val="4"/>
      <a name="label" val="ALARG"/>
      <a name="negate0" val="true"/>
      <a name="negate2" val="true"/>
    </comp>
    <comp lib="2" loc="(380,100)" name="Multiplexer"/>
    <comp lib="2" loc="(420,220)" name="Multiplexer"/>
    <comp lib="2" loc="(680,100)" name="Multiplexer"/>
    <comp lib="2" loc="(980,100)" name="Multiplexer"/>
    <comp lib="4" loc="(1060,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D3"/>
    </comp>
    <comp lib="4" loc="(150,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D0"/>
    </comp>
    <comp lib="4" loc="(420,580)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_DOWN"/>
    </comp>
    <comp lib="4" loc="(460,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D1"/>
    </comp>
    <comp lib="4" loc="(760,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D2"/>
    </comp>
    <comp lib="4" loc="(800,540)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_ALARG"/>
    </comp>
    <comp lib="5" loc="(580,350)" name="Hex Digit Display"/>
    <comp lib="5" loc="(630,350)" name="Hex Digit Display"/>
    <comp lib="5" loc="(80,450)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="8" loc="(465,420)" name="Text">
      <a name="text" val="unívoco"/>
    </comp>
    <comp lib="8" loc="(800,425)" name="Text">
      <a name="text" val="alargador"/>
    </comp>
    <comp loc="(530,300)" name="cnt_up_down_mod10">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(100,210)" to="(130,210)"/>
    <wire from="(100,390)" to="(100,420)"/>
    <wire from="(100,390)" to="(120,390)"/>
    <wire from="(100,420)" to="(170,420)"/>
    <wire from="(1040,90)" to="(1050,90)"/>
    <wire from="(1080,140)" to="(1080,160)"/>
    <wire from="(1080,40)" to="(1080,80)"/>
    <wire from="(110,450)" to="(110,470)"/>
    <wire from="(110,450)" to="(130,450)"/>
    <wire from="(1110,130)" to="(1120,130)"/>
    <wire from="(1110,90)" to="(1130,90)"/>
    <wire from="(120,250)" to="(130,250)"/>
    <wire from="(130,210)" to="(130,240)"/>
    <wire from="(130,240)" to="(150,240)"/>
    <wire from="(130,250)" to="(130,260)"/>
    <wire from="(130,260)" to="(150,260)"/>
    <wire from="(130,290)" to="(140,290)"/>
    <wire from="(140,280)" to="(140,290)"/>
    <wire from="(140,280)" to="(150,280)"/>
    <wire from="(150,390)" to="(170,390)"/>
    <wire from="(150,40)" to="(170,40)"/>
    <wire from="(160,450)" to="(170,450)"/>
    <wire from="(170,140)" to="(170,160)"/>
    <wire from="(170,40)" to="(1080,40)"/>
    <wire from="(170,40)" to="(170,80)"/>
    <wire from="(200,130)" to="(210,130)"/>
    <wire from="(200,260)" to="(210,260)"/>
    <wire from="(200,90)" to="(220,90)"/>
    <wire from="(270,340)" to="(280,340)"/>
    <wire from="(280,320)" to="(280,340)"/>
    <wire from="(280,320)" to="(310,320)"/>
    <wire from="(280,380)" to="(300,380)"/>
    <wire from="(290,300)" to="(310,300)"/>
    <wire from="(290,430)" to="(320,430)"/>
    <wire from="(290,470)" to="(330,470)"/>
    <wire from="(290,510)" to="(340,510)"/>
    <wire from="(290,570)" to="(350,570)"/>
    <wire from="(300,110)" to="(350,110)"/>
    <wire from="(300,150)" to="(360,150)"/>
    <wire from="(300,340)" to="(300,380)"/>
    <wire from="(300,340)" to="(310,340)"/>
    <wire from="(310,70)" to="(330,70)"/>
    <wire from="(320,430)" to="(320,530)"/>
    <wire from="(320,430)" to="(370,430)"/>
    <wire from="(320,530)" to="(370,530)"/>
    <wire from="(330,440)" to="(330,470)"/>
    <wire from="(330,440)" to="(370,440)"/>
    <wire from="(330,470)" to="(330,540)"/>
    <wire from="(330,540)" to="(370,540)"/>
    <wire from="(330,70)" to="(330,90)"/>
    <wire from="(330,730)" to="(340,730)"/>
    <wire from="(330,90)" to="(350,90)"/>
    <wire from="(340,180)" to="(410,180)"/>
    <wire from="(340,460)" to="(340,510)"/>
    <wire from="(340,460)" to="(370,460)"/>
    <wire from="(340,510)" to="(340,560)"/>
    <wire from="(340,560)" to="(370,560)"/>
    <wire from="(350,470)" to="(350,570)"/>
    <wire from="(350,470)" to="(370,470)"/>
    <wire from="(350,570)" to="(370,570)"/>
    <wire from="(360,120)" to="(360,150)"/>
    <wire from="(360,660)" to="(440,660)"/>
    <wire from="(370,230)" to="(390,230)"/>
    <wire from="(380,100)" to="(390,100)"/>
    <wire from="(390,100)" to="(390,130)"/>
    <wire from="(390,130)" to="(450,130)"/>
    <wire from="(390,270)" to="(400,270)"/>
    <wire from="(390,710)" to="(410,710)"/>
    <wire from="(390,730)" to="(420,730)"/>
    <wire from="(400,240)" to="(400,270)"/>
    <wire from="(400,750)" to="(410,750)"/>
    <wire from="(410,180)" to="(410,200)"/>
    <wire from="(410,200)" to="(420,200)"/>
    <wire from="(410,690)" to="(410,710)"/>
    <wire from="(410,690)" to="(420,690)"/>
    <wire from="(410,750)" to="(410,770)"/>
    <wire from="(410,770)" to="(420,770)"/>
    <wire from="(420,240)" to="(420,250)"/>
    <wire from="(420,250)" to="(530,250)"/>
    <wire from="(420,450)" to="(620,450)"/>
    <wire from="(430,550)" to="(440,550)"/>
    <wire from="(440,550)" to="(440,580)"/>
    <wire from="(440,640)" to="(440,660)"/>
    <wire from="(440,660)" to="(620,660)"/>
    <wire from="(440,90)" to="(450,90)"/>
    <wire from="(470,220)" to="(480,220)"/>
    <wire from="(480,140)" to="(480,160)"/>
    <wire from="(510,130)" to="(520,130)"/>
    <wire from="(510,90)" to="(530,90)"/>
    <wire from="(520,270)" to="(530,270)"/>
    <wire from="(530,250)" to="(530,270)"/>
    <wire from="(530,300)" to="(550,300)"/>
    <wire from="(550,300)" to="(550,370)"/>
    <wire from="(550,370)" to="(580,370)"/>
    <wire from="(560,550)" to="(560,560)"/>
    <wire from="(560,560)" to="(600,560)"/>
    <wire from="(580,350)" to="(580,370)"/>
    <wire from="(600,110)" to="(650,110)"/>
    <wire from="(600,150)" to="(660,150)"/>
    <wire from="(600,560)" to="(600,600)"/>
    <wire from="(610,190)" to="(620,190)"/>
    <wire from="(610,260)" to="(620,260)"/>
    <wire from="(610,70)" to="(630,70)"/>
    <wire from="(620,190)" to="(620,200)"/>
    <wire from="(620,200)" to="(630,200)"/>
    <wire from="(620,240)" to="(620,260)"/>
    <wire from="(620,240)" to="(630,240)"/>
    <wire from="(620,450)" to="(620,600)"/>
    <wire from="(620,650)" to="(620,660)"/>
    <wire from="(630,350)" to="(630,380)"/>
    <wire from="(630,380)" to="(670,380)"/>
    <wire from="(630,70)" to="(630,90)"/>
    <wire from="(630,90)" to="(650,90)"/>
    <wire from="(640,590)" to="(640,600)"/>
    <wire from="(660,120)" to="(660,150)"/>
    <wire from="(680,100)" to="(690,100)"/>
    <wire from="(680,220)" to="(690,220)"/>
    <wire from="(690,100)" to="(690,130)"/>
    <wire from="(690,130)" to="(750,130)"/>
    <wire from="(690,280)" to="(700,280)"/>
    <wire from="(690,310)" to="(700,310)"/>
    <wire from="(690,340)" to="(700,340)"/>
    <wire from="(690,370)" to="(700,370)"/>
    <wire from="(710,430)" to="(730,430)"/>
    <wire from="(710,470)" to="(750,470)"/>
    <wire from="(710,510)" to="(720,510)"/>
    <wire from="(710,550)" to="(730,550)"/>
    <wire from="(720,490)" to="(720,510)"/>
    <wire from="(720,490)" to="(740,490)"/>
    <wire from="(730,430)" to="(730,460)"/>
    <wire from="(730,460)" to="(740,460)"/>
    <wire from="(730,500)" to="(730,550)"/>
    <wire from="(730,500)" to="(750,500)"/>
    <wire from="(740,90)" to="(750,90)"/>
    <wire from="(780,140)" to="(780,160)"/>
    <wire from="(80,420)" to="(100,420)"/>
    <wire from="(80,450)" to="(110,450)"/>
    <wire from="(800,480)" to="(820,480)"/>
    <wire from="(810,130)" to="(820,130)"/>
    <wire from="(810,90)" to="(830,90)"/>
    <wire from="(820,480)" to="(820,540)"/>
    <wire from="(820,600)" to="(820,620)"/>
    <wire from="(850,550)" to="(870,550)"/>
    <wire from="(90,130)" to="(140,130)"/>
    <wire from="(90,530)" to="(170,530)"/>
    <wire from="(90,90)" to="(140,90)"/>
    <wire from="(900,110)" to="(950,110)"/>
    <wire from="(900,150)" to="(960,150)"/>
    <wire from="(910,70)" to="(930,70)"/>
    <wire from="(930,70)" to="(930,90)"/>
    <wire from="(930,90)" to="(950,90)"/>
    <wire from="(960,120)" to="(960,150)"/>
    <wire from="(980,100)" to="(990,100)"/>
    <wire from="(990,100)" to="(990,130)"/>
    <wire from="(990,130)" to="(1050,130)"/>
  </circuit>
  <circuit name="P12">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P12"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
    <comp lib="0" loc="(100,210)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="ZN"/>
    </comp>
    <comp lib="0" loc="(110,470)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="Z"/>
    </comp>
    <comp lib="0" loc="(120,250)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_UP"/>
    </comp>
    <comp lib="0" loc="(130,290)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(150,40)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_DOWN"/>
    </comp>
    <comp lib="0" loc="(170,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(170,390)" name="Tunnel">
      <a name="label" val="CLKN"/>
    </comp>
    <comp lib="0" loc="(170,420)" name="Tunnel">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(170,450)" name="Tunnel">
      <a name="label" val="ZN"/>
    </comp>
    <comp lib="0" loc="(170,530)" name="Tunnel">
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(210,130)" name="Tunnel">
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="0" loc="(210,260)" name="Tunnel">
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(220,90)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(270,340)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Z"/>
    </comp>
    <comp lib="0" loc="(280,380)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(290,300)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(290,430)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(290,470)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(290,510)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(300,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(300,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(310,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="0" loc="(330,730)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_UP"/>
    </comp>
    <comp lib="0" loc="(360,660)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_DOWN"/>
    </comp>
    <comp lib="0" loc="(410,200)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(410,240)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="RST_DOWN"/>
    </comp>
    <comp lib="0" loc="(420,690)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(420,730)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(420,770)" name="Tunnel">
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(440,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(470,590)" name="Tunnel">
      <a name="label" val="Q_DOWN"/>
    </comp>
    <comp lib="0" loc="(480,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST2"/>
    </comp>
    <comp lib="0" loc="(480,220)" name="Tunnel">
      <a name="label" val="RST2"/>
    </comp>
    <comp lib="0" loc="(520,130)" name="Tunnel">
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(530,90)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(560,550)" name="Tunnel">
      <a name="facing" val="south"/>
      <a name="label" val="Q_DOWN"/>
    </comp>
    <comp lib="0" loc="(600,110)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(600,150)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(610,70)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1N"/>
    </comp>
    <comp lib="0" loc="(630,590)" name="Tunnel">
      <a name="facing" val="south"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(670,380)" name="Splitter">
      <a name="fanout" val="4"/>
      <a name="incoming" val="4"/>
      <a name="spacing" val="3"/>
    </comp>
    <comp lib="0" loc="(700,280)" name="Tunnel">
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(700,310)" name="Tunnel">
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,340)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(700,370)" name="Constant">
      <a name="facing" val="west"/>
      <a name="value" val="0x0"/>
    </comp>
    <comp lib="0" loc="(700,440)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0"/>
    </comp>
    <comp lib="0" loc="(700,480)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q1"/>
    </comp>
    <comp lib="0" loc="(700,520)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(740,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q2N"/>
    </comp>
    <comp lib="0" loc="(780,160)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="RST1"/>
    </comp>
    <comp lib="0" loc="(80,420)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(810,620)" name="Tunnel">
      <a name="facing" val="north"/>
      <a name="label" val="CLKN"/>
    </comp>
    <comp lib="0" loc="(820,130)" name="Tunnel">
      <a name="label" val="Q2N"/>
    </comp>
    <comp lib="0" loc="(830,90)" name="Tunnel">
      <a name="label" val="Q2"/>
    </comp>
    <comp lib="0" loc="(860,550)" name="Tunnel">
      <a name="label" val="Q_ALARG"/>
    </comp>
    <comp lib="0" loc="(90,130)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(90,530)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="0" loc="(90,90)" name="Tunnel">
      <a name="facing" val="east"/>
      <a name="label" val="Q0N"/>
    </comp>
    <comp lib="1" loc="(150,390)" name="NOT Gate"/>
    <comp lib="1" loc="(160,450)" name="NOT Gate"/>
    <comp lib="1" loc="(200,260)" name="OR Gate">
      <a name="inputs" val="3"/>
    </comp>
    <comp lib="1" loc="(340,730)" name="AND Gate">
      <a name="facing" val="west"/>
      <a name="inputs" val="3"/>
      <a name="negate2" val="true"/>
    </comp>
    <comp lib="1" loc="(420,450)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="F"/>
    </comp>
    <comp lib="1" loc="(430,540)" name="NOR Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="ZR"/>
    </comp>
    <comp lib="1" loc="(470,220)" name="OR Gate"/>
    <comp lib="1" loc="(610,650)" name="AND Gate">
      <a name="facing" val="south"/>
      <a name="inputs" val="3"/>
      <a name="label" val="R"/>
    </comp>
    <comp lib="1" loc="(790,480)" name="AND Gate">
      <a name="inputs" val="3"/>
      <a name="label" val="ALARG"/>
      <a name="negate0" val="true"/>
    </comp>
    <comp lib="2" loc="(380,100)" name="Multiplexer"/>
    <comp lib="2" loc="(680,100)" name="Multiplexer"/>
    <comp lib="4" loc="(150,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D0"/>
    </comp>
    <comp lib="4" loc="(420,580)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_DOWN"/>
    </comp>
    <comp lib="4" loc="(460,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D1"/>
    </comp>
    <comp lib="4" loc="(760,80)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_D2"/>
    </comp>
    <comp lib="4" loc="(790,540)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_ALARG"/>
    </comp>
    <comp lib="5" loc="(580,350)" name="Hex Digit Display"/>
    <comp lib="5" loc="(630,350)" name="Hex Digit Display"/>
    <comp lib="5" loc="(80,450)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="8" loc="(465,420)" name="Text">
      <a name="text" val="unívoco"/>
    </comp>
    <comp lib="8" loc="(790,425)" name="Text">
      <a name="text" val="alargador"/>
    </comp>
    <comp loc="(530,300)" name="cnt_up_down_mod6">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(100,210)" to="(130,210)"/>
    <wire from="(100,390)" to="(100,420)"/>
    <wire from="(100,390)" to="(120,390)"/>
    <wire from="(100,420)" to="(170,420)"/>
    <wire from="(110,450)" to="(110,470)"/>
    <wire from="(110,450)" to="(130,450)"/>
    <wire from="(120,250)" to="(130,250)"/>
    <wire from="(130,210)" to="(130,240)"/>
    <wire from="(130,240)" to="(150,240)"/>
    <wire from="(130,250)" to="(130,260)"/>
    <wire from="(130,260)" to="(150,260)"/>
    <wire from="(130,290)" to="(140,290)"/>
    <wire from="(140,280)" to="(140,290)"/>
    <wire from="(140,280)" to="(150,280)"/>
    <wire from="(150,390)" to="(170,390)"/>
    <wire from="(150,40)" to="(170,40)"/>
    <wire from="(160,450)" to="(170,450)"/>
    <wire from="(170,140)" to="(170,160)"/>
    <wire from="(170,40)" to="(170,80)"/>
    <wire from="(170,40)" to="(780,40)"/>
    <wire from="(200,130)" to="(210,130)"/>
    <wire from="(200,260)" to="(210,260)"/>
    <wire from="(200,90)" to="(220,90)"/>
    <wire from="(270,340)" to="(280,340)"/>
    <wire from="(280,320)" to="(280,340)"/>
    <wire from="(280,320)" to="(310,320)"/>
    <wire from="(280,380)" to="(300,380)"/>
    <wire from="(290,300)" to="(310,300)"/>
    <wire from="(290,430)" to="(320,430)"/>
    <wire from="(290,470)" to="(330,470)"/>
    <wire from="(290,510)" to="(340,510)"/>
    <wire from="(300,110)" to="(350,110)"/>
    <wire from="(300,150)" to="(360,150)"/>
    <wire from="(300,340)" to="(300,380)"/>
    <wire from="(300,340)" to="(310,340)"/>
    <wire from="(310,70)" to="(330,70)"/>
    <wire from="(320,430)" to="(320,520)"/>
    <wire from="(320,430)" to="(370,430)"/>
    <wire from="(320,520)" to="(370,520)"/>
    <wire from="(330,450)" to="(330,470)"/>
    <wire from="(330,450)" to="(370,450)"/>
    <wire from="(330,470)" to="(330,540)"/>
    <wire from="(330,540)" to="(370,540)"/>
    <wire from="(330,70)" to="(330,90)"/>
    <wire from="(330,730)" to="(340,730)"/>
    <wire from="(330,90)" to="(350,90)"/>
    <wire from="(340,470)" to="(340,510)"/>
    <wire from="(340,470)" to="(370,470)"/>
    <wire from="(340,510)" to="(340,560)"/>
    <wire from="(340,560)" to="(370,560)"/>
    <wire from="(360,120)" to="(360,150)"/>
    <wire from="(360,660)" to="(440,660)"/>
    <wire from="(380,100)" to="(390,100)"/>
    <wire from="(390,100)" to="(390,130)"/>
    <wire from="(390,130)" to="(450,130)"/>
    <wire from="(390,710)" to="(410,710)"/>
    <wire from="(390,730)" to="(420,730)"/>
    <wire from="(400,750)" to="(410,750)"/>
    <wire from="(410,200)" to="(420,200)"/>
    <wire from="(410,240)" to="(420,240)"/>
    <wire from="(410,690)" to="(410,710)"/>
    <wire from="(410,690)" to="(420,690)"/>
    <wire from="(410,750)" to="(410,770)"/>
    <wire from="(410,770)" to="(420,770)"/>
    <wire from="(420,450)" to="(610,450)"/>
    <wire from="(430,540)" to="(440,540)"/>
    <wire from="(440,540)" to="(440,580)"/>
    <wire from="(440,640)" to="(440,660)"/>
    <wire from="(440,660)" to="(610,660)"/>
    <wire from="(440,90)" to="(450,90)"/>
    <wire from="(470,220)" to="(480,220)"/>
    <wire from="(480,140)" to="(480,160)"/>
    <wire from="(510,130)" to="(520,130)"/>
    <wire from="(510,90)" to="(530,90)"/>
    <wire from="(530,300)" to="(550,300)"/>
    <wire from="(550,300)" to="(550,370)"/>
    <wire from="(550,370)" to="(580,370)"/>
    <wire from="(560,550)" to="(560,570)"/>
    <wire from="(560,570)" to="(590,570)"/>
    <wire from="(580,350)" to="(580,370)"/>
    <wire from="(590,570)" to="(590,600)"/>
    <wire from="(600,110)" to="(650,110)"/>
    <wire from="(600,150)" to="(660,150)"/>
    <wire from="(610,450)" to="(610,600)"/>
    <wire from="(610,650)" to="(610,660)"/>
    <wire from="(610,70)" to="(630,70)"/>
    <wire from="(630,350)" to="(630,380)"/>
    <wire from="(630,380)" to="(670,380)"/>
    <wire from="(630,590)" to="(630,600)"/>
    <wire from="(630,70)" to="(630,90)"/>
    <wire from="(630,90)" to="(650,90)"/>
    <wire from="(660,120)" to="(660,150)"/>
    <wire from="(680,100)" to="(690,100)"/>
    <wire from="(690,100)" to="(690,130)"/>
    <wire from="(690,130)" to="(750,130)"/>
    <wire from="(690,280)" to="(700,280)"/>
    <wire from="(690,310)" to="(700,310)"/>
    <wire from="(690,340)" to="(700,340)"/>
    <wire from="(690,370)" to="(700,370)"/>
    <wire from="(700,440)" to="(720,440)"/>
    <wire from="(700,480)" to="(740,480)"/>
    <wire from="(700,520)" to="(710,520)"/>
    <wire from="(710,500)" to="(710,520)"/>
    <wire from="(710,500)" to="(740,500)"/>
    <wire from="(720,440)" to="(720,460)"/>
    <wire from="(720,460)" to="(730,460)"/>
    <wire from="(740,90)" to="(750,90)"/>
    <wire from="(780,140)" to="(780,160)"/>
    <wire from="(780,40)" to="(780,80)"/>
    <wire from="(790,480)" to="(810,480)"/>
    <wire from="(80,420)" to="(100,420)"/>
    <wire from="(80,450)" to="(110,450)"/>
    <wire from="(810,130)" to="(820,130)"/>
    <wire from="(810,480)" to="(810,540)"/>
    <wire from="(810,600)" to="(810,620)"/>
    <wire from="(810,90)" to="(830,90)"/>
    <wire from="(840,550)" to="(860,550)"/>
    <wire from="(90,130)" to="(140,130)"/>
    <wire from="(90,530)" to="(170,530)"/>
    <wire from="(90,90)" to="(140,90)"/>
  </circuit>
  <circuit name="P13">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P13"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="16000.0"/>
    <comp lib="0" loc="(110,140)" name="Clock">
      <a name="label" val="CLK"/>
    </comp>
    <comp lib="0" loc="(110,270)" name="Pin">
      <a name="appearance" val="NewPins"/>
      <a name="label" val="UD"/>
    </comp>
    <comp lib="1" loc="(230,150)" name="NOT Gate">
      <a name="facing" val="north"/>
    </comp>
    <comp lib="1" loc="(380,90)" name="AND Gate"/>
    <comp lib="4" loc="(210,60)" name="D Flip-Flop">
      <a name="appearance" val="logisim_evolution"/>
      <a name="label" val="FF_SST"/>
    </comp>
    <comp lib="5" loc="(110,110)" name="Button">
      <a name="label" val="SST"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(110,190)" name="Button">
      <a name="label" val="Z"/>
      <a name="press" val="passive"/>
    </comp>
    <comp lib="5" loc="(610,150)" name="Hex Digit Display">
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(660,150)" name="Hex Digit Display">
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(730,150)" name="Hex Digit Display">
      <a name="labelvisible" val="true"/>
    </comp>
    <comp lib="5" loc="(780,150)" name="Hex Digit Display"/>
    <comp loc="(550,170)" name="cnt_up_down_mod10">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(550,280)" name="cnt_up_down_mod6">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <comp loc="(550,390)" name="cnt_up_down_mod60">
      <a name="appearance" val="logisim_evolution"/>
    </comp>
    <wire from="(110,110)" to="(190,110)"/>
    <wire from="(110,140)" to="(280,140)"/>
    <wire from="(110,190)" to="(230,190)"/>
    <wire from="(110,270)" to="(260,270)"/>
    <wire from="(190,110)" to="(190,450)"/>
    <wire from="(190,110)" to="(200,110)"/>
    <wire from="(190,30)" to="(190,70)"/>
    <wire from="(190,30)" to="(290,30)"/>
    <wire from="(190,450)" to="(330,450)"/>
    <wire from="(190,70)" to="(200,70)"/>
    <wire from="(230,120)" to="(230,150)"/>
    <wire from="(230,180)" to="(230,190)"/>
    <wire from="(230,190)" to="(230,300)"/>
    <wire from="(230,190)" to="(330,190)"/>
    <wire from="(230,300)" to="(230,410)"/>
    <wire from="(230,300)" to="(330,300)"/>
    <wire from="(230,410)" to="(330,410)"/>
    <wire from="(260,110)" to="(290,110)"/>
    <wire from="(260,270)" to="(260,430)"/>
    <wire from="(260,270)" to="(310,270)"/>
    <wire from="(260,430)" to="(330,430)"/>
    <wire from="(260,70)" to="(330,70)"/>
    <wire from="(280,140)" to="(280,390)"/>
    <wire from="(280,140)" to="(310,140)"/>
    <wire from="(280,390)" to="(330,390)"/>
    <wire from="(290,30)" to="(290,110)"/>
    <wire from="(310,110)" to="(310,140)"/>
    <wire from="(310,110)" to="(330,110)"/>
    <wire from="(310,210)" to="(310,270)"/>
    <wire from="(310,210)" to="(330,210)"/>
    <wire from="(310,270)" to="(310,320)"/>
    <wire from="(310,320)" to="(330,320)"/>
    <wire from="(320,130)" to="(320,170)"/>
    <wire from="(320,130)" to="(390,130)"/>
    <wire from="(320,170)" to="(330,170)"/>
    <wire from="(330,260)" to="(330,280)"/>
    <wire from="(330,260)" to="(560,260)"/>
    <wire from="(380,90)" to="(390,90)"/>
    <wire from="(390,90)" to="(390,130)"/>
    <wire from="(550,170)" to="(660,170)"/>
    <wire from="(550,190)" to="(560,190)"/>
    <wire from="(550,280)" to="(610,280)"/>
    <wire from="(550,390)" to="(780,390)"/>
    <wire from="(550,410)" to="(730,410)"/>
    <wire from="(560,190)" to="(560,260)"/>
    <wire from="(610,150)" to="(610,280)"/>
    <wire from="(660,150)" to="(660,170)"/>
    <wire from="(730,150)" to="(730,410)"/>
    <wire from="(780,150)" to="(780,390)"/>
  </circuit>
  <circuit name="P14">
    <a name="appearance" val="logisim_evolution"/>
    <a name="circuit" val="P14"/>
    <a name="circuitnamedboxfixedsize" val="true"/>
    <a name="simulationFrequency" val="4.0"/>
  </circuit>
  <vhdl name="dff">--------------------------------------------------------------------------------
-- UTFPR - Universidade Tecnológica Federal do Paraná - Curitiba - PR
-- Projeto  : Prática 5 - Cronômetro
-- Circuito : Implementação de um FF tipo D
-- Arquivo  : dff_vhdl.vhd
-- Autor    : prof. Gortan
-- Data     : Maio 2022
--------------------------------------------------------------------------------
-- Descrição :
-- Implementa um flip-flop tipo D para ser usado como componente em outros circ.
-- obs.: O Logisim-evolution 3.7.2 irá armazenar esse componente
--       em uma biblioteca do Modelsim contida em:
-- 
--       C:\users\&lt;nome_usuário&gt;\AppData\Local\Temp\logisim\sim\comp\work 
--     
--       O Logisim-evolution criará um componente nesse local com o nome
--       da entity seguido de underline, seguido do nome do rótulo ou label
--       atribuido ao componente no circuito.
--
--       Neste projeto:
--       	a entity para o flip-flop tipo D será: dff
--          o rótulo (label) usado para o componente no circuito será: vhdl
--       Consequentemente o logisim criará um componente chamado dff_vhdl
--
--       É possível verificar no diretório:
--       C:\users\&lt;nome_usuário&gt;\AppData\Local\Temp\logisim\sim\src
--       que o Logisim-evolution realmente modificou o nome
--       do arquivo para dff_vhdl.vhdl e da entity para dff_vhdl
--
--       Esse será portanto o nome do componente referenciado em todos os
--       demais circuitos que fizerem uso desse componente.
--
--       Ao exportar este arquivo para o Quartus lembrar de renomear a entity
--       para dff_vhdl para que possa ser referenciada pelos outros circuitos.
--
--       Atenção: O Logisim-evolution não apaga o conteúdo da biblioteca "work"
--                citada acima. 
--				  Isso pode tanto ajudar como atrapalhar novos projetos
--                (dependendo do conteúdo de projetos anteriores estar
--                ou não de acordo com as necessidades do projeto atual)
--                Por esse motivo é sempre aconselhável apagar essa bibioteca
--                "work" antes de iniciar um novo projeto e também apagar a
--                pasta    C:\users\&lt;nome_usuário&gt;\AppData\Local\Temp\work
--                usada pelo Logisim-evolution como uma especie de cache.
--       O professor apagará sempre essas duas pastas antes de iniciar a 
--       validação de trabalhos submetidos por alunos. Não deixe de fazer isso
--       também antes de realizar uma última verificação para postar seus trabalhos
--------------------------------------------------------------------------------

--============================= Módulo comps: ==================================
library ieee;
  use ieee.std_logic_1164.all;

--==================== Componente: =============================================
library ieee;
  use ieee.std_logic_1164.all;

entity dff is								-- nome da entity será alterado
  port(
    d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
    q, qn				: out std_logic	-- saídas:   q e q invertido
 );
end dff;

architecture ff_d of dff is

	signal qstate: std_logic;

begin
	process(clk, clr, prs)
	begin
		if clr = '1' then qstate &lt;= '0';	 -- clr tem prioridade
		elsif prs = '1' then qstate &lt;= '1'; -- sobre prs
		elsif clk = '1' and clk' event then qstate &lt;= d;
		end if;
	end process;
	q &lt;= qstate;
	qn &lt;= not qstate;
end ff_d;

</vhdl>
  <vhdl name="cnt_up_mod16">--------------------------------------------------------------------------------
-- UTFPR - Universidade Tecnológica Federal do Paraná - Curitiba - PR
-- Projeto  : Prática 5 - Cronômetro
-- Circuito : Contador assíncrono ascendente módulo 16
-- Arquivo  : cnt_up_mod16.vhd
-- Autor    : prof. Gortan
-- Data     : Maio 2022
--------------------------------------------------------------------------------
-- Descrição :
-- Implementa um contador assíncrono ascendente módulo 16
-- Utiliza ffs tipo D com resposta a flanco positivo do clock e clear e preset
-- assíncronos ativos em alto (componente dff referenciado como dff_vhdl)
--------------------------------------------------------------------------------

--============================= Nível Superior: =========================================
library ieee;
  use ieee.std_logic_1164.all;

entity cnt_up_mod16 is
  port(
    clk, z  : in  std_logic;					-- entradas clk, rst
    q       : out std_logic_vector(3 downto 0)	-- saída q3 até q0
 );
end cnt_up_mod16;

architecture cnt_up_mod16_arch of cnt_up_mod16 is
	signal zn: std_logic;
	signal qn: std_logic_vector(3 downto 0);	-- liga qn com d
	component dff_vhdl is					-- dff referenciado como dff_vhdl
		port
		(
			d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
			q, qn			: out std_logic 	-- saídas:   q e q invertido
		);
	end component;
begin
	zn &lt;= not z;
	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; zn, clk =&gt; clk,   q =&gt; q(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; zn, clk =&gt; qn(0), q =&gt; q(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; zn, clk =&gt; qn(1), q =&gt; q(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; '0', clr =&gt; zn, clk =&gt; qn(2), q =&gt; q(3), qn =&gt; qn(3));

end cnt_up_mod16_arch;

</vhdl>
  <vhdl name="cnt_up_mod10">library ieee;
  use ieee.std_logic_1164.all;

entity cnt_up_mod10 is
  port(
    clk, z  : in  std_logic;					-- entradas clk, rst
    q       : out std_logic_vector(3 downto 0)	-- saída q3 até q0
 );
end cnt_up_mod10;

architecture cnt_up_mod10_arch of cnt_up_mod10 is
	signal zn, clr_signal: std_logic;
	signal qn, q_signal: std_logic_vector(3 downto 0);	-- liga qn com d
	component dff_vhdl is					-- dff referenciado como dff_vhdl
		port
		(
			d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
			q, qn			: out std_logic 	-- saídas:   q e q invertido
		);
	end component;
begin
	zn &lt;= not z;
	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; clk,   q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	clr_signal &lt;= zn or (q_signal(1) and q_signal(3));
	q &lt;= q_signal;
end cnt_up_mod10_arch;</vhdl>
  <vhdl name="cnt_up_mod6">library ieee;
  use ieee.std_logic_1164.all;

entity cnt_up_mod6 is
  port(
    clk, z  : in  std_logic;					-- entradas clk, rst
    q       : out std_logic_vector(3 downto 0)	-- saída q3 até q0
 );
end cnt_up_mod6;

architecture cnt_up_mod6_arch of cnt_up_mod6 is
	signal zn, clr_signal: std_logic;
	signal qn, q_signal: std_logic_vector(3 downto 0);	-- liga qn com d
	component dff_vhdl is					-- dff referenciado como dff_vhdl
		port
		(
			d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
			q, qn			: out std_logic 	-- saídas:   q e q invertido
		);
	end component;
begin
	zn &lt;= not z;
	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; clk,   q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	clr_signal &lt;= zn or (q_signal(1) and q_signal(2));
	q_signal(3) &lt;= '0';
	q &lt;= q_signal;
end cnt_up_mod6_arch;</vhdl>
  <vhdl name="cnt_down_mod16">library ieee;
use ieee.std_logic_1164.all;

entity cnt_down_mod16 is
    port(
        clk, z : in  std_logic;
        q      : out std_logic_vector(3 downto 0)
    );
end cnt_down_mod16;

architecture cnt_down_mod16_arch of cnt_down_mod16 is
    signal zn: std_logic;
    signal qn: std_logic_vector(3 downto 0);
    signal q_signal: std_logic_vector(3 downto 0);
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
begin
   	zn &lt;= not z;

    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; zn, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; zn, clk =&gt; q_signal(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; zn, clk =&gt; q_signal(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; '0', clr =&gt; zn, clk =&gt; q_signal(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	q &lt;= q_signal;
end cnt_down_mod16_arch;
</vhdl>
  <vhdl name="cnt_down_mod10">library ieee;
use ieee.std_logic_1164.all;

entity cnt_down_mod10 is
    port(
        clk, z : in  std_logic;
        q      : out std_logic_vector(3 downto 0)
    );
end cnt_down_mod10;

architecture cnt_down_mod10_arch of cnt_down_mod10 is
    signal zn, clrn, rstd, q_rstd, prs_rstd, qn_rstd, d_rstd, clk_rstd: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; clrn, clr =&gt; zn, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; clrn, clr =&gt; zn, clk =&gt; q_signal(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	ff_rstd: dff_vhdl port map(d =&gt; d_rstd, prs =&gt; prs_rstd, clr =&gt; rstd, clk =&gt; clk_rstd, q =&gt; q_rstd, qn =&gt; qn_rstd);
	rstd &lt;= q_rstd and (q_signal(0) and q_signal(1) and q_signal(2) and q_signal(3));
	prs_rstd &lt;= not (q_signal(0) or q_signal(1) or q_signal(2) or q_signal(3));
   	zn &lt;= not z;
	clrn &lt;= zn or rstd;
	q &lt;= q_signal;
end cnt_down_mod10_arch;
</vhdl>
  <vhdl name="cnt_down_mod6">library ieee;
use ieee.std_logic_1164.all;

entity cnt_down_mod6 is
    port(
        clk, z : in  std_logic;
        q      : out std_logic_vector(3 downto 0)
    );
end cnt_down_mod6;

architecture cnt_down_mod6_arch of cnt_down_mod6 is
    signal zn, clrn, rstd, q_rstd, prs_rstd, qn_rstd: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; clrn, clr =&gt; zn, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; clrn, clr =&gt; zn, clk =&gt; q_signal(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_rstd: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_rstd, clr =&gt; rstd, clk =&gt; '0', q =&gt; q_rstd, qn =&gt; qn_rstd);
	rstd &lt;= q_rstd and (q_signal(0) and q_signal(1) and q_signal(2));
	prs_rstd &lt;= not (q_signal(0) or q_signal(1) or q_signal(2));
   	zn &lt;= not z;
	clrn &lt;= zn or rstd;
	q_signal(3) &lt;= '0';
	q &lt;= q_signal;
end cnt_down_mod6_arch;
</vhdl>
  <vhdl name="cnt_up_mod10_alarg">library ieee;
  use ieee.std_logic_1164.all;

entity cnt_up_mod10_alarg is
  port(
    clk, z  : in  std_logic;					-- entradas clk, rst
    q       : out std_logic_vector(3 downto 0)	-- saída q3 até q0
 );
end cnt_up_mod10_alarg;

architecture cnt_up_mod10_alarg_arch of cnt_up_mod10_alarg is
	signal zn, clr_signal, prs_signal, clkn, clr_signal_alarg, qn_alarg: std_logic;
	signal qn, q_signal: std_logic_vector(3 downto 0);	-- liga qn com d
	component dff_vhdl is					-- dff referenciado como dff_vhdl
		port
		(
			d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
			q, qn			: out std_logic 	-- saídas:   q e q invertido
		);
	end component;
begin
	zn &lt;= not z;
	clkn &lt;= not clk;
	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; clk,   q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_signal, clr =&gt; clkn, clk =&gt; '0', q =&gt; clr_signal_alarg, qn =&gt; qn_alarg);
	prs_signal &lt;= (((not q_signal(0)) and q_signal(1)) and (not q_signal(2))) and q_signal(3);
	clr_signal &lt;= (zn or (q_signal(1) and q_signal(3))) or clr_signal_alarg;
	q &lt;= q_signal;
end cnt_up_mod10_alarg_arch;</vhdl>
  <vhdl name="cnt_up_mod6_alarg">library ieee;
  use ieee.std_logic_1164.all;

entity cnt_up_mod6_alarg is
  port(
    clk, z  : in  std_logic;					-- entradas clk, rst
    q       : out std_logic_vector(3 downto 0)	-- saída q3 até q0
 );
end cnt_up_mod6_alarg;

architecture cnt_up_mod6_alarg_arch of cnt_up_mod6_alarg is
	signal zn, clr_signal, prs_signal, clkn, clr_signal_alarg, qn_alarg: std_logic;
	signal qn, q_signal: std_logic_vector(3 downto 0);	-- liga qn com d
	component dff_vhdl is					-- dff referenciado como dff_vhdl
		port
		(
			d, clk, prs, clr	: in  std_logic;	-- entradas: dado, clk, preset e clear
			q, qn			: out std_logic 	-- saídas:   q e q invertido
		);
	end component;
begin
	zn &lt;= not z;
	clkn &lt;= not clk;
	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; clk,   q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clr_signal, clk =&gt; qn(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_signal, clr =&gt; clkn, clk =&gt; '0', q =&gt; clr_signal_alarg, qn =&gt; qn_alarg);
	prs_signal &lt;= ((not q_signal(0)) and q_signal(1)) and q_signal(2);
	clr_signal &lt;= (zn or (q_signal(1) and q_signal(2))) or clr_signal_alarg;
	q_signal(3) &lt;= '0';
	q &lt;= q_signal;
end cnt_up_mod6_alarg_arch;</vhdl>
  <vhdl name="cnt_down_mod10_alarg">library ieee;
use ieee.std_logic_1164.all;

entity cnt_down_mod10_alarg is
    port(
        clk, z : in  std_logic;
        q      : out std_logic_vector(3 downto 0)
    );
end cnt_down_mod10_alarg;

architecture cnt_down_mod10_alarg_arch of cnt_down_mod10_alarg is
    signal zn, clrn, rstd, q_rstd, prs_rstd, qn_rstd, d_rstd, clk_rstd, q_alarg, qn_alarg, clr_signal, clkn, prs_signal: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
	clkn &lt;= not clk;
	zn &lt;= not z;
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; clrn, clr =&gt; clr_signal, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; clrn, clr =&gt; clr_signal, clk =&gt; q_signal(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	ff_rstd: dff_vhdl port map(d =&gt; d_rstd, prs =&gt; prs_rstd, clr =&gt; rstd, clk =&gt; clk_rstd, q =&gt; q_rstd, qn =&gt; qn_rstd);
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_signal, clr =&gt; clkn, clk =&gt; '0', q =&gt; q_alarg, qn =&gt; qn_alarg);
	rstd &lt;= q_rstd and (q_signal(0) and q_signal(1) and q_signal(2) and q_signal(3));
	prs_rstd &lt;= not (q_signal(0) or q_signal(1) or q_signal(2) or q_signal(3));
   	prs_signal &lt;= (((not q_signal(0)) and q_signal(1)) and (not q_signal(2))) and q_signal(3);
   	clr_signal &lt;= zn or q_alarg;
	clrn &lt;= clr_signal or rstd;
	q &lt;= q_signal;
end cnt_down_mod10_alarg_arch;
</vhdl>
  <vhdl name="cnt_down_mod6_alarg">library ieee;
use ieee.std_logic_1164.all;

entity cnt_down_mod6_alarg is
    port(
        clk, z : in  std_logic;
        q      : out std_logic_vector(3 downto 0)
    );
end cnt_down_mod6_alarg;

architecture cnt_down_mod6_alarg_arch of cnt_down_mod6_alarg is
    signal zn, clrn, rstd, q_rstd, prs_rstd, qn_rstd, q_alarg, qn_alarg, clr_signal, clkn, prs_signal: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
	clkn &lt;= not clk;
	zn &lt;= not z;
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; clrn, clr =&gt; zn, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; clrn, clk =&gt; q_signal(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; clrn, clr =&gt; zn, clk =&gt; q_signal(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_rstd: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_rstd, clr =&gt; rstd, clk =&gt; '0', q =&gt; q_rstd, qn =&gt; qn_rstd);
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; prs_signal, clr =&gt; clkn, clk =&gt; '0', q =&gt; q_alarg, qn =&gt; qn_alarg);
	rstd &lt;= q_rstd and (q_signal(0) and q_signal(1) and q_signal(2));
	prs_rstd &lt;= not (q_signal(0) or q_signal(1) or q_signal(2));
   	prs_signal &lt;= ((not q_signal(0)) and q_signal(1)) and q_signal(2);
   	clr_signal &lt;= zn or q_alarg;
	clrn &lt;= clr_signal or rstd;
	q_signal(3) &lt;= '0';
	q &lt;= q_signal;
end cnt_down_mod6_alarg_arch;
</vhdl>
  <vhdl name="cnt_up_down_mod10">library ieee;
use ieee.std_logic_1164.all;

entity cnt_up_down_mod10 is
    port(
        clk, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0);
        co         : out std_logic
    );
end cnt_up_down_mod10;

architecture cnt_up_down_mod10_arch of cnt_up_down_mod10 is
    signal zn, clkn, rst_down, rst_up, rst1, rst2, f, zr, r, alarg, q_alarg, qn_alarg, q_down, qn_down: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    signal mux: std_logic_vector(2 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; rst_down, clr =&gt; rst1, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; rst2, clk =&gt; mux(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; rst2, clk =&gt; mux(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_d3: dff_vhdl port map(d =&gt; qn(3), prs =&gt; rst_down, clr =&gt; rst1, clk =&gt; mux(2), q =&gt; q_signal(3), qn =&gt; qn(3));
	ff_down: dff_vhdl port map(d =&gt; '0', prs =&gt; zr, clr =&gt; rst_down, clk =&gt; '0', q =&gt; q_down, qn =&gt; qn_down);
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; alarg, clr =&gt; clkn, clk =&gt; '0', q =&gt; q_alarg, qn =&gt; qn_alarg);
	
	zn &lt;= not z;
	clkn &lt;= not clk;
	mux(0) &lt;= qn(0) when (ud = '0') else
			q_signal(0) when (ud = '1');
	mux(1) &lt;= qn(1) when (ud = '0') else
			q_signal(1) when (ud = '1');
	mux(2) &lt;= qn(2) when (ud = '0') else
			q_signal(2) when (ud = '1');
	alarg &lt;= (((not q_signal(0)) and q_signal(1)) and (not q_signal(2))) and q_signal(3);
	f &lt;= ((q_signal(0) and q_signal(1)) and q_signal(2)) and q_signal(3);
	zr &lt;= not (q_signal(0) or q_signal(1) or q_signal(2) or q_signal(3));
	rst_down &lt;= (q_down and f) and ud;
	rst_up &lt;= (q_signal(1) and q_signal(3)) and (not ud);
	rst1 &lt;= zn or rst_up or q_alarg;
	rst2 &lt;= rst1 or rst_down;
	co &lt;= rst2;
	q &lt;= q_signal;
end cnt_up_down_mod10_arch;</vhdl>
  <vhdl name="cnt_up_down_mod6">library ieee;
use ieee.std_logic_1164.all;

entity cnt_up_down_mod6 is
    port(
        clk, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0)
    );
end cnt_up_down_mod6;

architecture cnt_up_down_mod6_arch of cnt_up_down_mod6 is
    signal zn, clkn, rst_down, rst_up, rst1, rst2, f, zr, r, alarg, q_alarg, qn_alarg, q_down, qn_down: std_logic;
    signal qn, q_signal: std_logic_vector(3 downto 0);
    signal mux: std_logic_vector(1 downto 0);
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;
    
begin
    	ff_d0: dff_vhdl port map(d =&gt; qn(0), prs =&gt; rst_down, clr =&gt; rst1, clk =&gt; clk,  q =&gt; q_signal(0), qn =&gt; qn(0));
	ff_d1: dff_vhdl port map(d =&gt; qn(1), prs =&gt; '0', clr =&gt; rst2, clk =&gt; mux(0), q =&gt; q_signal(1), qn =&gt; qn(1));
	ff_d2: dff_vhdl port map(d =&gt; qn(2), prs =&gt; '0', clr =&gt; rst1, clk =&gt; mux(1), q =&gt; q_signal(2), qn =&gt; qn(2));
	ff_down: dff_vhdl port map(d =&gt; '0', prs =&gt; zr, clr =&gt; rst_down, clk =&gt; '0', q =&gt; q_down, qn =&gt; qn_down);
	ff_alarg: dff_vhdl port map(d =&gt; '0', prs =&gt; alarg, clr =&gt; clkn, clk =&gt; '0', q =&gt; q_alarg, qn =&gt; qn_alarg);
	
	zn &lt;= not z;
	clkn &lt;= not clk;
	mux(0) &lt;= qn(0) when (ud = '0') else
			q_signal(0) when (ud = '1');
	mux(1) &lt;= qn(1) when (ud = '0') else
			q_signal(1) when (ud = '1');
	alarg &lt;= ((not q_signal(0)) and q_signal(1)) and q_signal(2);
	f &lt;= (q_signal(0) and q_signal(1)) and q_signal(2);
	zr &lt;= not (q_signal(0) or q_signal(1) or q_signal(2));
	rst_down &lt;= (q_down and f) and ud;
	rst_up &lt;= (q_signal(1) and q_signal(2)) and (not ud);
	rst1 &lt;= zn or rst_up or q_alarg;
	rst2 &lt;= rst1 or rst_down;
	q_signal(3) &lt;= '0';
	q &lt;= q_signal;
end cnt_up_down_mod6_arch;</vhdl>
  <vhdl name="cnt_up_down_mod60">library ieee;
use ieee.std_logic_1164.all;

entity cnt_up_down_mod60 is
    port(
        clk, z, ud, sst : in  std_logic;
        qu, qd          : out std_logic_vector(3 downto 0)
    );
end cnt_up_down_mod60;

architecture cnt_up_down_mod60_arch of cnt_up_down_mod60 is
    signal co_signal, clk_signal, status, zn, q_sst, qn_sst: std_logic;
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;

    component cnt_up_down_mod10_vhdl10 is
    	port (
        clk, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0);
        co         : out std_logic
    	);
    end component;

    component cnt_up_down_mod6_vhdl6 is
    	port (
        clk, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0)
    	);
    end component;
begin
	ff_unidade: cnt_up_down_mod10_vhdl10 port map(clk =&gt; clk_signal, z =&gt; z, ud =&gt; ud, co =&gt; co_signal, q =&gt; qu);
	ff_dezena: cnt_up_down_mod6_vhdl6 port map(clk =&gt; co_signal, z =&gt; z, ud =&gt; ud, q =&gt; qd);
	ff_sst: dff_vhdl port map(d =&gt; qn_sst, clk =&gt; sst, prs =&gt; '0', clr =&gt; zn, q =&gt; q_sst, qn =&gt; qn_sst);

	zn &lt;= not z;
	clk_signal &lt;= clk and q_sst;
end cnt_up_down_mod60_arch;</vhdl>
  <vhdl name="cnt_ud_mod60_att">library ieee;
use ieee.std_logic_1164.all;

entity cnt_up_down_mod60 is
    port(
        clk, z, ud, sst_button, clk_50m : in  std_logic;
        disp_d, disp_u          : out std_logic_vector(6 downto 0)
    );
end cnt_up_down_mod60;

architecture cnt_up_down_mod60_arch of cnt_up_down_mod60 is
    	signal co_signal, clk_signal, status, zn, q_sst, qn_sst, clk_1s, clk_10ms, sst_deb, clk_50m_signal: std_logic;
 	signal qu, qd          : out std_logic_vector(3 downto 0);
	COMPONENT div_clk IS
		GENERIC(divisor : INTEGER := 5);
		PORT(
			clk_in  : IN STD_LOGIC; -- clock in
			clk_out : OUT STD_LOGIC -- clock divided
		);
	END COMPONENT;
	
	COMPONENT debounce IS
		GENERIC(counter_size : INTEGER := 1); -- generalizes counter capacity
		PORT(
			clk    : IN STD_LOGIC; -- clock in
			button : IN STD_LOGIC; -- input signal
			result : OUT STD_LOGIC -- debounced signal
		);
	END COMPONENT;
    
    component dff_vhdl is
        port (
            d, clk, prs, clr : in  std_logic;
            q, qn            : out std_logic
        );
    end component;

    component cnt_up_down_mod10_vhdl10 is
    	port (
        clk_button, clk_50m, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0);
        co         : out std_logic
    	);
    end component;

    component cnt_up_down_mod6_vhdl6 is
    	port (
        clk, z, ud : in  std_logic;
        q          : out std_logic_vector(3 downto 0)
    	);
    end component;
begin
	clk_50m_signal &lt;= clk_50m;
	
	clk_div_10ms : div_clk GENERIC MAP(divisor =&gt; 250000)
					       PORT MAP(clk_in =&gt; clk_50m_signal, clk_out =&gt; clk_10ms);
					   
	deb : debounce 	       PORT MAP(clk =&gt; clk_10ms, button =&gt; sst_button, result =&gt; sst_deb);
	ff_unidade: cnt_up_down_mod10_vhdl10 port map(clk =&gt; clk_signal, z =&gt; z, ud =&gt; ud, co =&gt; co_signal, q =&gt; qu);
	ff_dezena: cnt_up_down_mod6_vhdl6 port map(clk =&gt; co_signal, z =&gt; z, ud =&gt; ud, q =&gt; qd);
	ff_sst: dff_vhdl port map(d =&gt; qn_sst, clk =&gt; sst_deb, prs =&gt; '0', clr =&gt; zn, q =&gt; q_sst, qn =&gt; qn_sst);
	zn &lt;= not z;
	clk_signal &lt;= clk and q_sst;
	WITH qd SELECT
	disp_d &lt;= "1111110" WHEN "0000",
		   "0110000" WHEN "0001",
		   "1101101" WHEN "0010",
		   "1111001" WHEN "0011",
		   "0110011" WHEN "0100",
		   "1011011" WHEN "0101",
		   "1011111" WHEN "0110",
		   "1110000" WHEN "0111",
		   "1111111" WHEN "1000",
		   "1110011" WHEN "1001",
		   "1110111" WHEN "1010",
		   "0011111" WHEN "1011",
		   "1001110" WHEN "1100",
		   "0111101" WHEN "1101",
		   "1110000" WHEN "1110",
		   "0111100" WHEN "1111",
		   "0000000" WHEN others;
	WITH qu SELECT
	disp_u &lt;= "1111110" WHEN "0000",
		   "0110000" WHEN "0001",
		   "1101101" WHEN "0010",
		   "1111001" WHEN "0011",
		   "0110011" WHEN "0100",
		   "1011011" WHEN "0101",
		   "1011111" WHEN "0110",
		   "1110000" WHEN "0111",
		   "1111111" WHEN "1000",
		   "1110011" WHEN "1001",
		   "1110111" WHEN "1010",
		   "0011111" WHEN "1011",
		   "1001110" WHEN "1100",
		   "0111101" WHEN "1101",
		   "1110000" WHEN "1110",
		   "0111100" WHEN "1111",
		   "0000000" WHEN others;
end cnt_up_down_mod60_arch;</vhdl>
  <vhdl name="debounce">--------------------------------------------------------------------------------
--
--   FileName:         debounce.vhd
--   Dependencies:     none
--   Design Software:  Quartus II 32-bit Version 11.1 Build 173 SJ Full Version
--
--   HDL CODE IS PROVIDED "AS IS."  DIGI-KEY EXPRESSLY DISCLAIMS ANY
--   WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED, INCLUDING BUT NOT
--   LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A
--   PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL DIGI-KEY
--   BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT OR CONSEQUENTIAL
--   DAMAGES, LOST PROFITS OR LOST DATA, HARM TO YOUR EQUIPMENT, COST OF
--   PROCUREMENT OF SUBSTITUTE GOODS, TECHNOLOGY OR SERVICES, ANY CLAIMS
--   BY THIRD PARTIES (INCLUDING BUT NOT LIMITED TO ANY DEFENSE THEREOF),
--   ANY CLAIMS FOR INDEMNITY OR CONTRIBUTION, OR OTHER SIMILAR COSTS.
--
--   Version History
--   Version 1.0 3/26/2012 Scott Larson
--     Initial Public Release
--
--------------------------------------------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY debounce IS
  GENERIC(counter_size  :  INTEGER := 1); -- generaliza capacidade do contador
  PORT(
    clk     : IN  STD_LOGIC;  --entrada relógio
    button  : IN  STD_LOGIC;  --input signal to be debounced
    result  : OUT STD_LOGIC);
END debounce;

ARCHITECTURE logic OF debounce IS
  SIGNAL flipflops   : STD_LOGIC_VECTOR(1 DOWNTO 0); -- flip-flops FF0 e FF1
  SIGNAL counter_set : STD_LOGIC;                    -- condição xor para reset síncrono
  SIGNAL counter_out : STD_LOGIC_VECTOR(counter_size DOWNTO 0) := (OTHERS =&gt; '0');
BEGIN

  counter_set &lt;= flipflops(0) xor flipflops(1);   -- reseta cnt se amostras diferem
  
  PROCESS(clk)
  BEGIN
    IF(clk'EVENT and clk = '1') THEN
      flipflops(0) &lt;= button;
      flipflops(1) &lt;= flipflops(0);
      If(counter_set = '1') THEN                  -- reseta contador se amostras diferem
        counter_out &lt;= (OTHERS =&gt; '0');
	  ELSIF counter_out /= "11" THEN
        counter_out &lt;= counter_out + 1;
      ELSE                                        -- contagem estabilizada foi atingida
        result &lt;= flipflops(1);
      END IF;    
    END IF;
  END PROCESS;
END logic;
</vhdl>
  <vhdl name="div_clk">--------------------------------------------------------------------------------
-- UTFPR - Universidade Tecnol�gica Federal do Paraná - Curitiba - PR
-- Projeto : Divisor de frequência
-- Arquivo : basic_divider.vhd
-- Autor   : prof. Gortan
-- Data    : Abril 2020
--
----------------------------------------------------------------------------
-- Descrição :
-- divisor de frequência genérico
----------------------------------------------------------------------------

library ieee;
  use ieee.std_logic_1164.all;

entity div_clk is
  generic(divisor: integer := 5);
  port(
    clk_in		: in  std_logic;	-- clock in.
    clk_out		: out std_logic		-- clock in dividido 2 x divisor
    );
end div_clk;
----------------------------------------------------------------------------
architecture divisor of div_clk is
signal temp: std_logic :='0';
begin

	P_div:process (clk_in)                                              
	variable count:integer range 0 to divisor;
	begin                                                                
		if clk_in'event and clk_in = '1' then
			count := count + 1;
			if (count = divisor) then
				temp &lt;= not temp;
				count := 0;
			end if;
		 end if; 
	end process P_div;
	clk_out &lt;= temp;                                    

end divisor;
</vhdl>
</project>
