{
  "unstable-2018-09-01": {
    "type": "catalogRender",
    "schema": 1,
    "eval": {
      "version": "unstable-2018-09-01",
      "pname": "vhd2vl",
      "name": "vhd2vl-unstable-2018-09-01",
      "system": "x86_64-linux",
      "outputs": {
        "out": "/nix/store/pc35r0d1jkkvmdkjfr8bin6767fh5syv-vhd2vl-unstable-2018-09-01"
      },
      "meta": {
        "outputsToInstall": [
          "out"
        ],
        "description": "VHDL to Verilog converter",
        "position": "/nix/store/lbf0kbc67zpm6xw6lia2fj1qskikaffz-source/pkgs/applications/science/electronics/vhd2vl/default.nix:54",
        "unfree": false
      }
    },
    "element": {
      "attrPath": [
        "legacyPackages",
        "x86_64-linux",
        "vhd2vl"
      ],
      "originalUrl": "flake:nixpkgs",
      "outputs": null,
      "storePaths": [
        "/nix/store/pc35r0d1jkkvmdkjfr8bin6767fh5syv-vhd2vl-unstable-2018-09-01"
      ],
      "url": "github:flox/nixpkgs/d6490a0bd9dfb298fcd8382d3363b86870dc7340"
    },
    "source": {
      "locked": {
        "revCount": 410349,
        "lastModified": 1663761423
      }
    }
  }
}
