$date
  Sat Nov 29 18:49:51 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module sync_counter_c_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % q0 $end
$var reg 1 & q1 $end
$scope module testing $end
$var reg 1 ' reset $end
$var reg 1 ( clk $end
$var reg 1 ) c $end
$var reg 1 * d $end
$var reg 1 + q1 $end
$var reg 1 , q0 $end
$var reg 1 - z0 $end
$var reg 1 . z1 $end
$var reg 1 / j0 $end
$var reg 1 0 k0 $end
$var reg 1 1 j1 $end
$var reg 1 2 k1 $end
$scope module jk_ff_0 $end
$var reg 1 3 j $end
$var reg 1 4 k $end
$var reg 1 5 clk $end
$var reg 1 6 reset $end
$var reg 1 7 q $end
$var reg 1 8 q_int $end
$upscope $end
$scope module jk_ff_1 $end
$var reg 1 9 j $end
$var reg 1 : k $end
$var reg 1 ; clk $end
$var reg 1 < reset $end
$var reg 1 = q $end
$var reg 1 > q_int $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
0&
1'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
16
07
08
09
0:
0;
1<
0=
0>
#20000000
0"
1#
0'
1)
1/
10
13
14
06
0<
#30000000
1!
1(
15
1;
#40000000
0!
1%
0(
1,
1-
11
05
17
18
19
0;
#50000000
1!
1(
15
1;
#60000000
0!
0%
1&
0(
1+
0,
0-
1.
00
01
04
05
07
08
09
0;
1=
1>
#70000000
1!
1(
15
1;
#80000000
0!
1%
0(
1,
1-
11
05
17
18
19
0;
#90000000
1!
1(
15
1;
#100000000
0!
1"
0#
0%
0&
1'
0(
0)
0+
0,
0-
0.
0/
01
03
05
16
07
08
09
0;
1<
0=
0>
#110000000
0"
0'
06
0<
#120000000
1#
1)
1/
10
13
14
#130000000
1!
1(
15
1;
#140000000
0!
1%
0(
1,
1-
11
05
17
18
19
0;
#150000000
1!
1(
15
1;
#160000000
0!
0%
1&
0(
1+
0,
0-
1.
00
01
04
05
07
08
09
0;
1=
1>
#170000000
1!
1(
15
1;
#180000000
0!
1%
0(
1,
1-
11
05
17
18
19
0;
#190000000
1!
1(
15
1;
#200000000
