[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<174> s<173> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<171> c<2> s<43> l<1:1> el<1:26>
n<> u<14> t<IntVec_TypeLogic> p<35> s<24> l<2:12> el<2:17>
n<4> u<15> t<IntConst> p<16> l<2:19> el<2:20>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:19> el<2:20>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:19> el<2:20>
n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:19> el<2:20>
n<0> u<19> t<IntConst> p<20> l<2:21> el<2:22>
n<> u<20> t<Primary_literal> p<21> c<19> l<2:21> el<2:22>
n<> u<21> t<Constant_primary> p<22> c<20> l<2:21> el<2:22>
n<> u<22> t<Constant_expression> p<23> c<21> l<2:21> el<2:22>
n<> u<23> t<Constant_range> p<24> c<18> l<2:19> el<2:22>
n<> u<24> t<Packed_dimension> p<35> c<23> s<34> l<2:18> el<2:23>
n<1> u<25> t<IntConst> p<26> l<2:24> el<2:25>
n<> u<26> t<Primary_literal> p<27> c<25> l<2:24> el<2:25>
n<> u<27> t<Constant_primary> p<28> c<26> l<2:24> el<2:25>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<2:24> el<2:25>
n<0> u<29> t<IntConst> p<30> l<2:26> el<2:27>
n<> u<30> t<Primary_literal> p<31> c<29> l<2:26> el<2:27>
n<> u<31> t<Constant_primary> p<32> c<30> l<2:26> el<2:27>
n<> u<32> t<Constant_expression> p<33> c<31> l<2:26> el<2:27>
n<> u<33> t<Constant_range> p<34> c<28> l<2:24> el<2:27>
n<> u<34> t<Packed_dimension> p<35> c<33> l<2:23> el<2:28>
n<> u<35> t<Data_type> p<37> c<14> s<36> l<2:12> el<2:28>
n<box_t> u<36> t<StringConst> p<37> l<2:29> el<2:34>
n<> u<37> t<Type_declaration> p<38> c<35> l<2:4> el<2:35>
n<> u<38> t<Data_declaration> p<39> c<37> l<2:4> el<2:35>
n<> u<39> t<Package_or_generate_item_declaration> p<40> c<38> l<2:4> el<2:35>
n<> u<40> t<Module_or_generate_item_declaration> p<41> c<39> l<2:4> el<2:35>
n<> u<41> t<Module_common_item> p<42> c<40> l<2:4> el<2:35>
n<> u<42> t<Module_or_generate_item> p<43> c<41> l<2:4> el<2:35>
n<> u<43> t<Non_port_module_item> p<171> c<42> s<70> l<2:4> el<2:35>
n<o> u<44> t<StringConst> p<45> l<4:11> el<4:12>
n<> u<45> t<Ps_or_hierarchical_identifier> p<48> c<44> s<47> l<4:11> el<4:12>
n<> u<46> t<Constant_bit_select> p<47> l<4:13> el<4:13>
n<> u<47> t<Constant_select> p<48> c<46> l<4:13> el<4:13>
n<> u<48> t<Net_lvalue> p<65> c<45> s<64> l<4:11> el<4:12>
n<> u<49> t<IntegerAtomType_Int> p<50> l<4:15> el<4:18>
n<> u<50> t<Integer_type> p<51> c<49> l<4:15> el<4:18>
n<> u<51> t<Simple_type> p<52> c<50> l<4:15> el<4:18>
n<> u<52> t<Casting_type> p<62> c<51> s<61> l<4:15> el<4:18>
n<iota> u<53> t<StringConst> p<59> s<58> l<4:20> el<4:24>
n<> u<54> t<Number_Tick1> p<55> l<4:25> el<4:27>
n<> u<55> t<Primary_literal> p<56> c<54> l<4:25> el<4:27>
n<> u<56> t<Primary> p<57> c<55> l<4:25> el<4:27>
n<> u<57> t<Expression> p<58> c<56> l<4:25> el<4:27>
n<> u<58> t<List_of_arguments> p<59> c<57> l<4:25> el<4:27>
n<> u<59> t<Complex_func_call> p<60> c<53> l<4:20> el<4:28>
n<> u<60> t<Primary> p<61> c<59> l<4:20> el<4:28>
n<> u<61> t<Expression> p<62> c<60> l<4:20> el<4:28>
n<> u<62> t<Cast> p<63> c<52> l<4:15> el<4:29>
n<> u<63> t<Primary> p<64> c<62> l<4:15> el<4:29>
n<> u<64> t<Expression> p<65> c<63> l<4:15> el<4:29>
n<> u<65> t<Net_assignment> p<66> c<48> l<4:11> el<4:29>
n<> u<66> t<List_of_net_assignments> p<67> c<65> l<4:11> el<4:29>
n<> u<67> t<Continuous_assign> p<68> c<66> l<4:4> el<4:30>
n<> u<68> t<Module_common_item> p<69> c<67> l<4:4> el<4:30>
n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:4> el<4:30>
n<> u<70> t<Non_port_module_item> p<171> c<69> s<169> l<4:4> el<4:30>
n<> u<71> t<Lifetime_Automatic> p<164> s<163> l<6:13> el<6:22>
n<> u<72> t<IntVec_TypeLogic> p<83> s<82> l<6:23> el<6:28>
n<1> u<73> t<IntConst> p<74> l<6:30> el<6:31>
n<> u<74> t<Primary_literal> p<75> c<73> l<6:30> el<6:31>
n<> u<75> t<Constant_primary> p<76> c<74> l<6:30> el<6:31>
n<> u<76> t<Constant_expression> p<81> c<75> s<80> l<6:30> el<6:31>
n<0> u<77> t<IntConst> p<78> l<6:32> el<6:33>
n<> u<78> t<Primary_literal> p<79> c<77> l<6:32> el<6:33>
n<> u<79> t<Constant_primary> p<80> c<78> l<6:32> el<6:33>
n<> u<80> t<Constant_expression> p<81> c<79> l<6:32> el<6:33>
n<> u<81> t<Constant_range> p<82> c<76> l<6:30> el<6:33>
n<> u<82> t<Packed_dimension> p<83> c<81> l<6:29> el<6:34>
n<> u<83> t<Data_type> p<84> c<72> l<6:23> el<6:34>
n<> u<84> t<Function_data_type> p<85> c<83> l<6:23> el<6:34>
n<> u<85> t<Function_data_type_or_implicit> p<163> c<84> s<86> l<6:23> el<6:34>
n<iota> u<86> t<StringConst> p<163> s<92> l<6:35> el<6:39>
n<box_t> u<87> t<StringConst> p<88> l<6:40> el<6:45>
n<> u<88> t<Data_type> p<89> c<87> l<6:40> el<6:45>
n<> u<89> t<Data_type_or_implicit> p<91> c<88> s<90> l<6:40> el<6:45>
n<state> u<90> t<StringConst> p<91> l<6:46> el<6:51>
n<> u<91> t<Tf_port_item> p<92> c<89> l<6:40> el<6:51>
n<> u<92> t<Tf_port_list> p<163> c<91> s<100> l<6:40> el<6:51>
n<box_t> u<93> t<StringConst> p<94> l<7:7> el<7:12>
n<> u<94> t<Data_type> p<98> c<93> s<97> l<7:7> el<7:12>
n<result> u<95> t<StringConst> p<96> l<7:13> el<7:19>
n<> u<96> t<Variable_decl_assignment> p<97> c<95> l<7:13> el<7:19>
n<> u<97> t<List_of_variable_decl_assignments> p<98> c<96> l<7:13> el<7:19>
n<> u<98> t<Variable_declaration> p<99> c<94> l<7:7> el<7:20>
n<> u<99> t<Data_declaration> p<100> c<98> l<7:7> el<7:20>
n<> u<100> t<Block_item_declaration> p<163> c<99> s<145> l<7:7> el<7:20>
n<result> u<101> t<StringConst> p<102> l<8:7> el<8:13>
n<> u<102> t<Ps_or_hierarchical_identifier> p<119> c<101> s<118> l<8:7> el<8:13>
n<0> u<103> t<IntConst> p<104> l<8:14> el<8:15>
n<> u<104> t<Primary_literal> p<105> c<103> l<8:14> el<8:15>
n<> u<105> t<Primary> p<106> c<104> l<8:14> el<8:15>
n<> u<106> t<Expression> p<107> c<105> l<8:14> el<8:15>
n<> u<107> t<Bit_select> p<118> c<106> s<117> l<8:13> el<8:16>
n<1> u<108> t<IntConst> p<109> l<8:17> el<8:18>
n<> u<109> t<Primary_literal> p<110> c<108> l<8:17> el<8:18>
n<> u<110> t<Constant_primary> p<111> c<109> l<8:17> el<8:18>
n<> u<111> t<Constant_expression> p<116> c<110> s<115> l<8:17> el<8:18>
n<0> u<112> t<IntConst> p<113> l<8:19> el<8:20>
n<> u<113> t<Primary_literal> p<114> c<112> l<8:19> el<8:20>
n<> u<114> t<Constant_primary> p<115> c<113> l<8:19> el<8:20>
n<> u<115> t<Constant_expression> p<116> c<114> l<8:19> el<8:20>
n<> u<116> t<Constant_range> p<117> c<111> l<8:17> el<8:20>
n<> u<117> t<Part_select_range> p<118> c<116> l<8:17> el<8:20>
n<> u<118> t<Select> p<119> c<107> l<8:13> el<8:21>
n<> u<119> t<Variable_lvalue> p<141> c<102> s<120> l<8:7> el<8:21>
n<> u<120> t<AssignOp_Assign> p<141> s<140> l<8:22> el<8:23>
n<state> u<121> t<StringConst> p<138> s<137> l<8:24> el<8:29>
n<0> u<122> t<IntConst> p<123> l<8:30> el<8:31>
n<> u<123> t<Primary_literal> p<124> c<122> l<8:30> el<8:31>
n<> u<124> t<Primary> p<125> c<123> l<8:30> el<8:31>
n<> u<125> t<Expression> p<126> c<124> l<8:30> el<8:31>
n<> u<126> t<Bit_select> p<137> c<125> s<136> l<8:29> el<8:32>
n<1> u<127> t<IntConst> p<128> l<8:33> el<8:34>
n<> u<128> t<Primary_literal> p<129> c<127> l<8:33> el<8:34>
n<> u<129> t<Constant_primary> p<130> c<128> l<8:33> el<8:34>
n<> u<130> t<Constant_expression> p<135> c<129> s<134> l<8:33> el<8:34>
n<0> u<131> t<IntConst> p<132> l<8:35> el<8:36>
n<> u<132> t<Primary_literal> p<133> c<131> l<8:35> el<8:36>
n<> u<133> t<Constant_primary> p<134> c<132> l<8:35> el<8:36>
n<> u<134> t<Constant_expression> p<135> c<133> l<8:35> el<8:36>
n<> u<135> t<Constant_range> p<136> c<130> l<8:33> el<8:36>
n<> u<136> t<Part_select_range> p<137> c<135> l<8:33> el<8:36>
n<> u<137> t<Select> p<138> c<126> l<8:29> el<8:37>
n<> u<138> t<Complex_func_call> p<139> c<121> l<8:24> el<8:37>
n<> u<139> t<Primary> p<140> c<138> l<8:24> el<8:37>
n<> u<140> t<Expression> p<141> c<139> l<8:24> el<8:37>
n<> u<141> t<Operator_assignment> p<142> c<119> l<8:7> el<8:37>
n<> u<142> t<Blocking_assignment> p<143> c<141> l<8:7> el<8:37>
n<> u<143> t<Statement_item> p<144> c<142> l<8:7> el<8:38>
n<> u<144> t<Statement> p<145> c<143> l<8:7> el<8:38>
n<> u<145> t<Function_statement_or_null> p<163> c<144> s<160> l<8:7> el<8:38>
n<result> u<146> t<StringConst> p<153> s<152> l<9:14> el<9:20>
n<0> u<147> t<IntConst> p<148> l<9:21> el<9:22>
n<> u<148> t<Primary_literal> p<149> c<147> l<9:21> el<9:22>
n<> u<149> t<Primary> p<150> c<148> l<9:21> el<9:22>
n<> u<150> t<Expression> p<151> c<149> l<9:21> el<9:22>
n<> u<151> t<Bit_select> p<152> c<150> l<9:20> el<9:23>
n<> u<152> t<Select> p<153> c<151> l<9:20> el<9:23>
n<> u<153> t<Complex_func_call> p<154> c<146> l<9:14> el<9:23>
n<> u<154> t<Primary> p<155> c<153> l<9:14> el<9:23>
n<> u<155> t<Expression> p<157> c<154> l<9:14> el<9:23>
n<> u<156> t<RETURN> p<157> s<155> l<9:7> el<9:13>
n<> u<157> t<Jump_statement> p<158> c<156> l<9:7> el<9:24>
n<> u<158> t<Statement_item> p<159> c<157> l<9:7> el<9:24>
n<> u<159> t<Statement> p<160> c<158> l<9:7> el<9:24>
n<> u<160> t<Function_statement_or_null> p<163> c<159> s<162> l<9:7> el<9:24>
n<iota> u<161> t<StringConst> p<163> l<10:18> el<10:22>
n<> u<162> t<ENDFUNCTION> p<163> s<161> l<10:4> el<10:15>
n<> u<163> t<Function_body_declaration> p<164> c<85> l<6:23> el<10:22>
n<> u<164> t<Function_declaration> p<165> c<71> l<6:4> el<10:22>
n<> u<165> t<Package_or_generate_item_declaration> p<166> c<164> l<6:4> el<10:22>
n<> u<166> t<Module_or_generate_item_declaration> p<167> c<165> l<6:4> el<10:22>
n<> u<167> t<Module_common_item> p<168> c<166> l<6:4> el<10:22>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<6:4> el<10:22>
n<> u<169> t<Non_port_module_item> p<171> c<168> s<170> l<6:4> el<10:22>
n<> u<170> t<ENDMODULE> p<171> l<12:1> el<12:10>
n<> u<171> t<Module_declaration> p<172> c<13> l<1:1> el<12:10>
n<> u<172> t<Description> p<173> c<171> l<1:1> el<12:10>
n<> u<173> t<Source_text> p<174> c<172> l<1:1> el<12:10>
n<> u<174> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
assignment                                             1
begin                                                  1
bit_select                                             1
constant                                              33
cont_assign                                            2
design                                                 1
func_call                                              2
function                                               1
int_typespec                                           5
int_var                                                1
io_decl                                                1
logic_net                                              1
logic_typespec                                         4
logic_var                                              3
module_inst                                            4
operation                                              2
packed_array_typespec                                  1
param_assign                                           3
parameter                                              3
part_select                                            2
port                                                   2
range                                                 10
ref_obj                                               18
return_stmt                                            1
var_select                                             2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
assignment                                             2
begin                                                  2
bit_select                                             2
constant                                              33
cont_assign                                            3
design                                                 1
func_call                                              3
function                                               2
int_typespec                                           5
int_var                                                1
io_decl                                                2
logic_net                                              1
logic_typespec                                         4
logic_var                                              5
module_inst                                            4
operation                                              3
packed_array_typespec                                  1
param_assign                                           3
parameter                                              3
part_select                                            4
port                                                   3
range                                                 10
ref_obj                                               25
return_stmt                                            2
var_select                                             4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/BitSelectPartSelectInFunction/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_logic_typespec: (box_t), line:2:12, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:box_t
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiRange:
    \_range: , line:2:18, endln:2:23
      |vpiParent:
      \_logic_typespec: (box_t), line:2:12, endln:2:28
      |vpiLeftRange:
      \_constant: , line:2:19, endln:2:20
        |vpiParent:
        \_range: , line:2:18, endln:2:23
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:21, endln:2:22
        |vpiParent:
        \_range: , line:2:18, endln:2:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_range: , line:2:23, endln:2:28
      |vpiParent:
      \_logic_typespec: (box_t), line:2:12, endln:2:28
      |vpiLeftRange:
      \_constant: , line:2:24, endln:2:25
        |vpiParent:
        \_range: , line:2:23, endln:2:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:2:26, endln:2:27
        |vpiParent:
        \_range: , line:2:23, endln:2:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_function: (work@top.iota), line:6:4, endln:10:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:iota
    |vpiFullName:work@top.iota
    |vpiVariables:
    \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
      |vpiParent:
      \_begin: (work@top.iota), line:8:7, endln:8:38
      |vpiTypespec:
      \_ref_obj: (work@top.iota.result)
        |vpiParent:
        \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
        |vpiFullName:work@top.iota.result
        |vpiActual:
        \_logic_typespec: (box_t), line:2:12, endln:2:28
      |vpiName:result
      |vpiFullName:work@top.iota.result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.iota), line:6:23, endln:6:34
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiTypespec:
      \_ref_obj: (work@top.iota)
        |vpiParent:
        \_logic_var: (work@top.iota), line:6:23, endln:6:34
        |vpiFullName:work@top.iota
        |vpiActual:
        \_logic_typespec: , line:6:23, endln:6:34
      |vpiFullName:work@top.iota
    |vpiIODecl:
    \_io_decl: (state), line:6:46, endln:6:51
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiDirection:1
      |vpiName:state
      |vpiTypedef:
      \_ref_obj: (work@top.iota.state)
        |vpiParent:
        \_io_decl: (state), line:6:46, endln:6:51
        |vpiFullName:work@top.iota.state
        |vpiActual:
        \_logic_typespec: (box_t), line:6:40, endln:6:45
    |vpiStmt:
    \_begin: (work@top.iota), line:8:7, endln:8:38
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiFullName:work@top.iota
      |vpiVariables:
      \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
      |vpiStmt:
      \_assignment: , line:8:7, endln:8:37
        |vpiParent:
        \_begin: (work@top.iota), line:8:7, endln:8:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_var_select: (work@top.iota.state), line:8:24, endln:8:37
          |vpiParent:
          \_assignment: , line:8:7, endln:8:37
          |vpiName:state
          |vpiFullName:work@top.iota.state
          |vpiActual:
          \_io_decl: (state), line:6:46, endln:6:51
          |vpiIndex:
          \_constant: , line:8:30, endln:8:31
            |vpiParent:
            \_var_select: (work@top.iota.state), line:8:24, endln:8:37
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiIndex:
          \_part_select: state (work@top.iota.state.state), line:8:33, endln:8:36
            |vpiParent:
            \_var_select: (work@top.iota.state), line:8:24, endln:8:37
            |vpiName:state
            |vpiFullName:work@top.iota.state.state
            |vpiDefName:state
            |vpiActual:
            \_io_decl: (state), line:6:46, endln:6:51
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:8:33, endln:8:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:35, endln:8:36
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_var_select: (work@top.iota.result), line:8:7, endln:8:21
          |vpiParent:
          \_assignment: , line:8:7, endln:8:37
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
          |vpiIndex:
          \_constant: , line:8:14, endln:8:15
            |vpiParent:
            \_var_select: (work@top.iota.result), line:8:7, endln:8:21
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiIndex:
          \_part_select: result (work@top.iota.result.result), line:8:17, endln:8:20
            |vpiParent:
            \_var_select: (work@top.iota.result), line:8:7, endln:8:21
            |vpiName:result
            |vpiFullName:work@top.iota.result.result
            |vpiDefName:result
            |vpiActual:
            \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:8:17, endln:8:18
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:8:19, endln:8:20
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
      |vpiStmt:
      \_return_stmt: , line:9:7, endln:9:13
        |vpiParent:
        \_begin: (work@top.iota), line:8:7, endln:8:38
        |vpiCondition:
        \_bit_select: (work@top.iota.result), line:9:21, endln:9:22
          |vpiParent:
          \_return_stmt: , line:9:7, endln:9:13
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
          |vpiIndex:
          \_constant: , line:9:21, endln:9:22
            |vpiParent:
            \_bit_select: (work@top.iota.result), line:9:21, endln:9:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:4:15, endln:4:29
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:29
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_operation: , line:4:15, endln:4:29
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:15, endln:4:18
      |vpiOpType:67
      |vpiOperand:
      \_func_call: (iota), line:4:20, endln:4:28
        |vpiParent:
        \_operation: , line:4:15, endln:4:29
        |vpiArgument:
        \_constant: , line:4:25, endln:4:27
          |vpiParent:
          \_func_call: (iota), line:4:20, endln:4:28
          |vpiDecompile:'1
          |vpiSize:-1
          |BIN:1
          |vpiConstType:3
        |vpiName:iota
        |vpiFunction:
        \_function: (work@top.iota), line:6:4, endln:10:22
    |vpiLhs:
    \_ref_obj: (work@top.o), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:29
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_int_var: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiTypedef:
  \_logic_typespec: (box_t), line:2:12, endln:2:28
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@top.iota), line:6:4, endln:10:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:iota
    |vpiFullName:work@top.iota
    |vpiVariables:
    \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiTypespec:
      \_ref_obj: (work@top.iota.result)
        |vpiParent:
        \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
        |vpiFullName:work@top.iota.result
        |vpiActual:
        \_logic_typespec: (box_t), line:2:12, endln:2:28
      |vpiName:result
      |vpiFullName:work@top.iota.result
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@top.iota), line:6:23, endln:6:34
    |vpiIODecl:
    \_io_decl: (state), line:6:46, endln:6:51
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiDirection:1
      |vpiName:state
      |vpiTypedef:
      \_ref_obj: (work@top.iota.state)
        |vpiParent:
        \_io_decl: (state), line:6:46, endln:6:51
        |vpiFullName:work@top.iota.state
        |vpiActual:
        \_logic_typespec: (box_t), line:6:40, endln:6:45
    |vpiStmt:
    \_begin: (work@top.iota), line:8:7, endln:8:38
      |vpiParent:
      \_function: (work@top.iota), line:6:4, endln:10:22
      |vpiFullName:work@top.iota
      |vpiVariables:
      \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
        |vpiParent:
        \_begin: (work@top.iota), line:8:7, endln:8:38
        |vpiTypespec:
        \_ref_obj: (work@top.iota.result)
          |vpiParent:
          \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_logic_typespec: (box_t), line:2:12, endln:2:28
        |vpiName:result
        |vpiFullName:work@top.iota.result
      |vpiStmt:
      \_assignment: , line:8:7, endln:8:37
        |vpiParent:
        \_begin: (work@top.iota), line:8:7, endln:8:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_var_select: (work@top.iota.state), line:8:24, endln:8:37
          |vpiParent:
          \_assignment: , line:8:7, endln:8:37
          |vpiName:state
          |vpiFullName:work@top.iota.state
          |vpiActual:
          \_io_decl: (state), line:6:46, endln:6:51
          |vpiIndex:
          \_constant: , line:8:30, endln:8:31
          |vpiIndex:
          \_part_select: state (work@top.iota.state.state), line:8:33, endln:8:36
            |vpiParent:
            \_var_select: (work@top.iota.state), line:8:24, endln:8:37
            |vpiName:state
            |vpiFullName:work@top.iota.state.state
            |vpiDefName:state
            |vpiActual:
            \_io_decl: (state), line:6:46, endln:6:51
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:8:33, endln:8:34
            |vpiRightRange:
            \_constant: , line:8:35, endln:8:36
        |vpiLhs:
        \_var_select: (work@top.iota.result), line:8:7, endln:8:21
          |vpiParent:
          \_assignment: , line:8:7, endln:8:37
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
          |vpiIndex:
          \_constant: , line:8:14, endln:8:15
          |vpiIndex:
          \_part_select: result (work@top.iota.result.result), line:8:17, endln:8:20
            |vpiParent:
            \_var_select: (work@top.iota.result), line:8:7, endln:8:21
            |vpiName:result
            |vpiFullName:work@top.iota.result.result
            |vpiDefName:result
            |vpiActual:
            \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_constant: , line:8:17, endln:8:18
            |vpiRightRange:
            \_constant: , line:8:19, endln:8:20
      |vpiStmt:
      \_return_stmt: , line:9:7, endln:9:13
        |vpiParent:
        \_begin: (work@top.iota), line:8:7, endln:8:38
        |vpiCondition:
        \_bit_select: (work@top.iota.result), line:9:21, endln:9:22
          |vpiParent:
          \_return_stmt: , line:9:7, endln:9:13
          |vpiName:result
          |vpiFullName:work@top.iota.result
          |vpiActual:
          \_logic_var: (work@top.iota.result), line:7:13, endln:7:19
          |vpiIndex:
          \_constant: , line:9:21, endln:9:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
    |vpiTypedef:
    \_ref_obj: (work@top.o)
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_typespec: , line:1:19, endln:1:22
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:29
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_operation: , line:4:15, endln:4:29
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:29
      |vpiTypespec:
      \_ref_obj: (work@top)
        |vpiParent:
        \_operation: , line:4:15, endln:4:29
        |vpiFullName:work@top
        |vpiActual:
        \_int_typespec: , line:4:15, endln:4:18
      |vpiOpType:67
      |vpiOperand:
      \_func_call: (iota), line:4:20, endln:4:28
        |vpiParent:
        \_operation: , line:4:15, endln:4:29
        |vpiArgument:
        \_constant: , line:4:25, endln:4:27
          |vpiParent:
          \_func_call: (iota), line:4:20, endln:4:28
          |vpiDecompile:1111111111
          |vpiSize:10
          |BIN:1111111111
          |vpiTypespec:
          \_ref_obj: (work@top)
            |vpiParent:
            \_constant: , line:4:25, endln:4:27
            |vpiFullName:work@top
            |vpiActual:
            \_logic_typespec: (box_t), line:6:40, endln:6:45
          |vpiConstType:3
        |vpiName:iota
        |vpiFunction:
        \_function: (work@top.iota), line:6:4, endln:10:22
    |vpiLhs:
    \_ref_obj: (work@top.o), line:4:11, endln:4:12
      |vpiParent:
      \_cont_assign: , line:4:11, endln:4:29
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24
\_weaklyReferenced:
\_logic_typespec: , line:6:23, endln:6:34
  |vpiRange:
  \_range: , line:6:29, endln:6:34
    |vpiParent:
    \_logic_typespec: , line:6:23, endln:6:34
    |vpiLeftRange:
    \_constant: , line:6:30, endln:6:31
      |vpiParent:
      \_range: , line:6:29, endln:6:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:32, endln:6:33
      |vpiParent:
      \_range: , line:6:29, endln:6:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (box_t), line:6:40, endln:6:45
  |vpiName:box_t
  |vpiTypedefAlias:
  \_ref_obj: (box_t)
    |vpiParent:
    \_logic_typespec: (box_t), line:6:40, endln:6:45
    |vpiFullName:box_t
    |vpiActual:
    \_logic_typespec: (box_t), line:2:12, endln:2:28
  |vpiRange:
  \_range: , line:2:18, endln:2:23
    |vpiParent:
    \_logic_typespec: (box_t), line:6:40, endln:6:45
    |vpiLeftRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:18, endln:2:23
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:18, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:2:23, endln:2:28
    |vpiParent:
    \_logic_typespec: (box_t), line:6:40, endln:6:45
    |vpiLeftRange:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_range: , line:2:23, endln:2:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:26, endln:2:27
      |vpiParent:
      \_range: , line:2:23, endln:2:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (box_t), line:2:12, endln:2:28
  |vpiName:box_t
  |vpiTypedefAlias:
  \_ref_obj: (box_t)
    |vpiParent:
    \_logic_typespec: (box_t), line:2:12, endln:2:28
    |vpiFullName:box_t
    |vpiActual:
    \_logic_typespec: (box_t), line:2:12, endln:2:28
  |vpiRange:
  \_range: , line:2:18, endln:2:23
    |vpiParent:
    \_logic_typespec: (box_t), line:2:12, endln:2:28
    |vpiLeftRange:
    \_constant: , line:2:19, endln:2:20
      |vpiParent:
      \_range: , line:2:18, endln:2:23
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:18, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:2:23, endln:2:28
    |vpiParent:
    \_logic_typespec: (box_t), line:2:12, endln:2:28
    |vpiLeftRange:
    \_constant: , line:2:24, endln:2:25
      |vpiParent:
      \_range: , line:2:23, endln:2:28
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:26, endln:2:27
      |vpiParent:
      \_range: , line:2:23, endln:2:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:4:15, endln:4:18
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:1:19, endln:1:22
  |vpiSigned:1
\_int_typespec: , line:4:15, endln:4:18
  |vpiParent:
  \_ref_obj: (work@top)
    |vpiParent:
    \_operation: , line:4:15, endln:4:29
    |vpiFullName:work@top
    |vpiActual:
    \_int_typespec: , line:4:15, endln:4:18
  |vpiSigned:1
\_operation: , line:4:15, endln:4:29
  |vpiParent:
  \_cont_assign: , line:4:11, endln:4:29
  |vpiTypespec:
  \_ref_obj: (work@top)
    |vpiParent:
    \_operation: , line:4:15, endln:4:29
    |vpiFullName:work@top
    |vpiActual:
    \_int_typespec: , line:4:15, endln:4:18
  |vpiOpType:67
  |vpiOperand:
  \_func_call: (iota), line:4:20, endln:4:28
    |vpiParent:
    \_operation: , line:4:15, endln:4:29
    |vpiArgument:
    \_constant: , line:4:25, endln:4:27
    |vpiName:iota
    |vpiFunction:
    \_function: (work@top.iota), line:6:4, endln:10:22
\_cont_assign: , line:4:11, endln:4:29
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/BitSelectPartSelectInFunction/dut.sv, line:1:1, endln:12:10
  |vpiRhs:
  \_operation: , line:4:15, endln:4:29
  |vpiLhs:
  \_ref_obj: (work@top.o), line:4:11, endln:4:12
    |vpiParent:
    \_cont_assign: , line:4:11, endln:4:29
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiActual:
    \_int_var: (work@top.o), line:1:23, endln:1:24
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
