// Seed: 3185687520
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output reg id_1,
    input id_2,
    input id_3
);
  reg id_4;
  initial begin
    if (id_0) begin
      #1;
      id_1 <= id_2[1 : 1];
    end else begin
      if (1) id_4 <= 1'b0;
      else begin : id_5
        #1;
        id_5 <= id_4;
        id_1 <= id_0;
        id_1 <= 1;
        id_4 = 1;
        SystemTFIdentifier(1);
        id_1 = 1;
        id_4 = 1 == id_5;
        id_5 <= 1;
      end
    end
  end
  logic id_6;
endmodule
