/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:05 2017
 *                 Full Compile MD5 Checksum  6540e1f83e29b3686f4ffb8325914999
 *                     (minus title and desc)
 *                 MD5 Checksum               8f615544fbb5ace83745a675815727d5
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SDADC_0_H__
#define BCHP_SDADC_0_H__

/***************************************************************************
 *SDADC_0 - UFE SDADC Register Set
 ***************************************************************************/
#define BCHP_SDADC_0_CTRL0                       0x04000200 /* [RW][32] Bias and BG controls */
#define BCHP_SDADC_0_CTRL1                       0x04000204 /* [RW][32] Power-up, reset, clkgen and calibration controls */
#define BCHP_SDADC_0_CTRL2                       0x04000208 /* [RW][32] SAR sub-ADC controls */
#define BCHP_SDADC_0_CTRL3                       0x0400020c /* [RW][32] RC network and misc. top level controls */
#define BCHP_SDADC_0_STATUS                      0x04000210 /* [RO][32] SAR status */

/***************************************************************************
 *CTRL0 - Bias and BG controls
 ***************************************************************************/
/* SDADC_0 :: CTRL0 :: ctrl0_31_30 [31:30] */
#define BCHP_SDADC_0_CTRL0_ctrl0_31_30_MASK                        0xc0000000
#define BCHP_SDADC_0_CTRL0_ctrl0_31_30_SHIFT                       30
#define BCHP_SDADC_0_CTRL0_ctrl0_31_30_DEFAULT                     0x00000000

/* SDADC_0 :: CTRL0 :: afe_bias_ctrl [29:28] */
#define BCHP_SDADC_0_CTRL0_afe_bias_ctrl_MASK                      0x30000000
#define BCHP_SDADC_0_CTRL0_afe_bias_ctrl_SHIFT                     28
#define BCHP_SDADC_0_CTRL0_afe_bias_ctrl_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL0 :: dac_fs_current [27:26] */
#define BCHP_SDADC_0_CTRL0_dac_fs_current_MASK                     0x0c000000
#define BCHP_SDADC_0_CTRL0_dac_fs_current_SHIFT                    26
#define BCHP_SDADC_0_CTRL0_dac_fs_current_DEFAULT                  0x00000000

/* SDADC_0 :: CTRL0 :: rc_lpf_en [25:25] */
#define BCHP_SDADC_0_CTRL0_rc_lpf_en_MASK                          0x02000000
#define BCHP_SDADC_0_CTRL0_rc_lpf_en_SHIFT                         25
#define BCHP_SDADC_0_CTRL0_rc_lpf_en_DEFAULT                       0x00000000
#define BCHP_SDADC_0_CTRL0_rc_lpf_en_Disable                       0
#define BCHP_SDADC_0_CTRL0_rc_lpf_en_Enable                        1

/* SDADC_0 :: CTRL0 :: ctat_current [24:21] */
#define BCHP_SDADC_0_CTRL0_ctat_current_MASK                       0x01e00000
#define BCHP_SDADC_0_CTRL0_ctat_current_SHIFT                      21
#define BCHP_SDADC_0_CTRL0_ctat_current_DEFAULT                    0x00000000

/* SDADC_0 :: CTRL0 :: bandgap_volatge [20:17] */
#define BCHP_SDADC_0_CTRL0_bandgap_volatge_MASK                    0x001e0000
#define BCHP_SDADC_0_CTRL0_bandgap_volatge_SHIFT                   17
#define BCHP_SDADC_0_CTRL0_bandgap_volatge_DEFAULT                 0x00000000

/* SDADC_0 :: CTRL0 :: pwrup_assist_en [16:16] */
#define BCHP_SDADC_0_CTRL0_pwrup_assist_en_MASK                    0x00010000
#define BCHP_SDADC_0_CTRL0_pwrup_assist_en_SHIFT                   16
#define BCHP_SDADC_0_CTRL0_pwrup_assist_en_DEFAULT                 0x00000000
#define BCHP_SDADC_0_CTRL0_pwrup_assist_en_Disable                 0
#define BCHP_SDADC_0_CTRL0_pwrup_assist_en_Enable                  1

/* SDADC_0 :: CTRL0 :: int_1_2_CM_voltage [15:14] */
#define BCHP_SDADC_0_CTRL0_int_1_2_CM_voltage_MASK                 0x0000c000
#define BCHP_SDADC_0_CTRL0_int_1_2_CM_voltage_SHIFT                14
#define BCHP_SDADC_0_CTRL0_int_1_2_CM_voltage_DEFAULT              0x00000000

/* SDADC_0 :: CTRL0 :: input_CM_voltage [13:12] */
#define BCHP_SDADC_0_CTRL0_input_CM_voltage_MASK                   0x00003000
#define BCHP_SDADC_0_CTRL0_input_CM_voltage_SHIFT                  12
#define BCHP_SDADC_0_CTRL0_input_CM_voltage_DEFAULT                0x00000000

/* SDADC_0 :: CTRL0 :: fbdac_cascode_bias [11:10] */
#define BCHP_SDADC_0_CTRL0_fbdac_cascode_bias_MASK                 0x00000c00
#define BCHP_SDADC_0_CTRL0_fbdac_cascode_bias_SHIFT                10
#define BCHP_SDADC_0_CTRL0_fbdac_cascode_bias_DEFAULT              0x00000000

/* SDADC_0 :: CTRL0 :: alt_amp3_bias [09:08] */
#define BCHP_SDADC_0_CTRL0_alt_amp3_bias_MASK                      0x00000300
#define BCHP_SDADC_0_CTRL0_alt_amp3_bias_SHIFT                     8
#define BCHP_SDADC_0_CTRL0_alt_amp3_bias_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL0 :: alt_amp2_bias [07:06] */
#define BCHP_SDADC_0_CTRL0_alt_amp2_bias_MASK                      0x000000c0
#define BCHP_SDADC_0_CTRL0_alt_amp2_bias_SHIFT                     6
#define BCHP_SDADC_0_CTRL0_alt_amp2_bias_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL0 :: alt_amp1_bias [05:04] */
#define BCHP_SDADC_0_CTRL0_alt_amp1_bias_MASK                      0x00000030
#define BCHP_SDADC_0_CTRL0_alt_amp1_bias_SHIFT                     4
#define BCHP_SDADC_0_CTRL0_alt_amp1_bias_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL0 :: alt_amp_bias_en [03:03] */
#define BCHP_SDADC_0_CTRL0_alt_amp_bias_en_MASK                    0x00000008
#define BCHP_SDADC_0_CTRL0_alt_amp_bias_en_SHIFT                   3
#define BCHP_SDADC_0_CTRL0_alt_amp_bias_en_DEFAULT                 0x00000000
#define BCHP_SDADC_0_CTRL0_alt_amp_bias_en_Disable                 0
#define BCHP_SDADC_0_CTRL0_alt_amp_bias_en_Enable                  1

/* SDADC_0 :: CTRL0 :: ptat_amp_bias_byp_en [02:02] */
#define BCHP_SDADC_0_CTRL0_ptat_amp_bias_byp_en_MASK               0x00000004
#define BCHP_SDADC_0_CTRL0_ptat_amp_bias_byp_en_SHIFT              2
#define BCHP_SDADC_0_CTRL0_ptat_amp_bias_byp_en_DEFAULT            0x00000000
#define BCHP_SDADC_0_CTRL0_ptat_amp_bias_byp_en_Disable            1
#define BCHP_SDADC_0_CTRL0_ptat_amp_bias_byp_en_Enable             0

/* SDADC_0 :: CTRL0 :: fbdac_bias_diode_ratio [01:00] */
#define BCHP_SDADC_0_CTRL0_fbdac_bias_diode_ratio_MASK             0x00000003
#define BCHP_SDADC_0_CTRL0_fbdac_bias_diode_ratio_SHIFT            0
#define BCHP_SDADC_0_CTRL0_fbdac_bias_diode_ratio_DEFAULT          0x00000000

/***************************************************************************
 *CTRL1 - Power-up, reset, clkgen and calibration controls
 ***************************************************************************/
/* SDADC_0 :: CTRL1 :: pwrup_sdadc_ldo [31:31] */
#define BCHP_SDADC_0_CTRL1_pwrup_sdadc_ldo_MASK                    0x80000000
#define BCHP_SDADC_0_CTRL1_pwrup_sdadc_ldo_SHIFT                   31
#define BCHP_SDADC_0_CTRL1_pwrup_sdadc_ldo_DEFAULT                 0x00000000
#define BCHP_SDADC_0_CTRL1_pwrup_sdadc_ldo_PowerOff                0
#define BCHP_SDADC_0_CTRL1_pwrup_sdadc_ldo_PowerOn                 1

/* SDADC_0 :: CTRL1 :: ctrl1_30 [30:30] */
#define BCHP_SDADC_0_CTRL1_ctrl1_30_MASK                           0x40000000
#define BCHP_SDADC_0_CTRL1_ctrl1_30_SHIFT                          30
#define BCHP_SDADC_0_CTRL1_ctrl1_30_DEFAULT                        0x00000000

/* SDADC_0 :: CTRL1 :: rc_off_sdadc_ldo [29:29] */
#define BCHP_SDADC_0_CTRL1_rc_off_sdadc_ldo_MASK                   0x20000000
#define BCHP_SDADC_0_CTRL1_rc_off_sdadc_ldo_SHIFT                  29
#define BCHP_SDADC_0_CTRL1_rc_off_sdadc_ldo_DEFAULT                0x00000000
#define BCHP_SDADC_0_CTRL1_rc_off_sdadc_ldo_RC_Filter_On           0
#define BCHP_SDADC_0_CTRL1_rc_off_sdadc_ldo_RC_Filter_Off          1

/* SDADC_0 :: CTRL1 :: vctrl_sdadc_ldo [28:27] */
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_MASK                    0x18000000
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_SHIFT                   27
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_DEFAULT                 0x00000001
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_Vout_0p95               0
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_Vout_1p00               1
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_Vout_1p05               2
#define BCHP_SDADC_0_CTRL1_vctrl_sdadc_ldo_Vout_1p10               3

/* SDADC_0 :: CTRL1 :: ctrl1_26_23 [26:23] */
#define BCHP_SDADC_0_CTRL1_ctrl1_26_23_MASK                        0x07800000
#define BCHP_SDADC_0_CTRL1_ctrl1_26_23_SHIFT                       23
#define BCHP_SDADC_0_CTRL1_ctrl1_26_23_DEFAULT                     0x00000000

/* SDADC_0 :: CTRL1 :: cal_element_select [22:16] */
#define BCHP_SDADC_0_CTRL1_cal_element_select_MASK                 0x007f0000
#define BCHP_SDADC_0_CTRL1_cal_element_select_SHIFT                16
#define BCHP_SDADC_0_CTRL1_cal_element_select_DEFAULT              0x00000000

/* SDADC_0 :: CTRL1 :: cal_enable_Q [15:15] */
#define BCHP_SDADC_0_CTRL1_cal_enable_Q_MASK                       0x00008000
#define BCHP_SDADC_0_CTRL1_cal_enable_Q_SHIFT                      15
#define BCHP_SDADC_0_CTRL1_cal_enable_Q_DEFAULT                    0x00000000
#define BCHP_SDADC_0_CTRL1_cal_enable_Q_Off                        0
#define BCHP_SDADC_0_CTRL1_cal_enable_Q_On                         1

/* SDADC_0 :: CTRL1 :: cal_enable_I [14:14] */
#define BCHP_SDADC_0_CTRL1_cal_enable_I_MASK                       0x00004000
#define BCHP_SDADC_0_CTRL1_cal_enable_I_SHIFT                      14
#define BCHP_SDADC_0_CTRL1_cal_enable_I_DEFAULT                    0x00000000
#define BCHP_SDADC_0_CTRL1_cal_enable_I_Off                        0
#define BCHP_SDADC_0_CTRL1_cal_enable_I_On                         1

/* SDADC_0 :: CTRL1 :: i_ctrl_clkgen [13:06] */
#define BCHP_SDADC_0_CTRL1_i_ctrl_clkgen_MASK                      0x00003fc0
#define BCHP_SDADC_0_CTRL1_i_ctrl_clkgen_SHIFT                     6
#define BCHP_SDADC_0_CTRL1_i_ctrl_clkgen_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL1 :: i_pwrup_rccal [05:05] */
#define BCHP_SDADC_0_CTRL1_i_pwrup_rccal_MASK                      0x00000020
#define BCHP_SDADC_0_CTRL1_i_pwrup_rccal_SHIFT                     5
#define BCHP_SDADC_0_CTRL1_i_pwrup_rccal_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL1 :: i_pwrup_iqadc [04:04] */
#define BCHP_SDADC_0_CTRL1_i_pwrup_iqadc_MASK                      0x00000010
#define BCHP_SDADC_0_CTRL1_i_pwrup_iqadc_SHIFT                     4
#define BCHP_SDADC_0_CTRL1_i_pwrup_iqadc_DEFAULT                   0x00000000

/* SDADC_0 :: CTRL1 :: i_pwrup_bg [03:03] */
#define BCHP_SDADC_0_CTRL1_i_pwrup_bg_MASK                         0x00000008
#define BCHP_SDADC_0_CTRL1_i_pwrup_bg_SHIFT                        3
#define BCHP_SDADC_0_CTRL1_i_pwrup_bg_DEFAULT                      0x00000000

/* SDADC_0 :: CTRL1 :: i_resetn_outif [02:02] */
#define BCHP_SDADC_0_CTRL1_i_resetn_outif_MASK                     0x00000004
#define BCHP_SDADC_0_CTRL1_i_resetn_outif_SHIFT                    2
#define BCHP_SDADC_0_CTRL1_i_resetn_outif_DEFAULT                  0x00000000

/* SDADC_0 :: CTRL1 :: i_resetn_Q [01:01] */
#define BCHP_SDADC_0_CTRL1_i_resetn_Q_MASK                         0x00000002
#define BCHP_SDADC_0_CTRL1_i_resetn_Q_SHIFT                        1
#define BCHP_SDADC_0_CTRL1_i_resetn_Q_DEFAULT                      0x00000000

/* SDADC_0 :: CTRL1 :: i_resetn_I [00:00] */
#define BCHP_SDADC_0_CTRL1_i_resetn_I_MASK                         0x00000001
#define BCHP_SDADC_0_CTRL1_i_resetn_I_SHIFT                        0
#define BCHP_SDADC_0_CTRL1_i_resetn_I_DEFAULT                      0x00000000

/***************************************************************************
 *CTRL2 - SAR sub-ADC controls
 ***************************************************************************/
/* SDADC_0 :: CTRL2 :: i_ctrl_sar [31:00] */
#define BCHP_SDADC_0_CTRL2_i_ctrl_sar_MASK                         0xffffffff
#define BCHP_SDADC_0_CTRL2_i_ctrl_sar_SHIFT                        0
#define BCHP_SDADC_0_CTRL2_i_ctrl_sar_DEFAULT                      0x00000000

/***************************************************************************
 *CTRL3 - RC network and misc. top level controls
 ***************************************************************************/
/* SDADC_0 :: CTRL3 :: i_ctrl_misc [31:16] */
#define BCHP_SDADC_0_CTRL3_i_ctrl_misc_MASK                        0xffff0000
#define BCHP_SDADC_0_CTRL3_i_ctrl_misc_SHIFT                       16
#define BCHP_SDADC_0_CTRL3_i_ctrl_misc_DEFAULT                     0x00000000

/* SDADC_0 :: CTRL3 :: i_ctrl_rc [15:00] */
#define BCHP_SDADC_0_CTRL3_i_ctrl_rc_MASK                          0x0000ffff
#define BCHP_SDADC_0_CTRL3_i_ctrl_rc_SHIFT                         0
#define BCHP_SDADC_0_CTRL3_i_ctrl_rc_DEFAULT                       0x00000000

/***************************************************************************
 *STATUS - SAR status
 ***************************************************************************/
/* SDADC_0 :: STATUS :: reserved0 [31:16] */
#define BCHP_SDADC_0_STATUS_reserved0_MASK                         0xffff0000
#define BCHP_SDADC_0_STATUS_reserved0_SHIFT                        16

/* SDADC_0 :: STATUS :: o_status_sar [15:00] */
#define BCHP_SDADC_0_STATUS_o_status_sar_MASK                      0x0000ffff
#define BCHP_SDADC_0_STATUS_o_status_sar_SHIFT                     0
#define BCHP_SDADC_0_STATUS_o_status_sar_DEFAULT                   0x00000000

#endif /* #ifndef BCHP_SDADC_0_H__ */

/* End of File */
