# UVM_Synchronous_FIFO
Given project provides code for Synchronous FIFO design and Verification testbench Using UVM. Generated output is also provided in output_log folder.
