{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 09:13:47 2018 " "Info: Processing started: Wed Oct 10 09:13:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_traffic_light -c my_traffic_light " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off my_traffic_light -c my_traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file frequency_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frequency_divider-arc " "Info: Found design unit 1: frequency_divider-arc" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/frequency_divider.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider " "Info: Found entity 1: frequency_divider" {  } { { "frequency_divider.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/frequency_divider.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jkflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jkflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jkflipflop-sample " "Info: Found design unit 1: jkflipflop-sample" {  } { { "jkflipflop.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/jkflipflop.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jkflipflop " "Info: Found entity 1: jkflipflop" {  } { { "jkflipflop.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/jkflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lightsequence.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lightsequence.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lightsequence-sample " "Info: Found design unit 1: lightsequence-sample" {  } { { "lightsequence.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/lightsequence.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lightsequence " "Info: Found entity 1: lightsequence" {  } { { "lightsequence.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/lightsequence.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-sample " "Info: Found design unit 1: timer-sample" {  } { { "timer.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/timer.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/timer.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tracfficlight.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tracfficlight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tracfficlight-behavior " "Info: Found design unit 1: tracfficlight-behavior" {  } { { "tracfficlight.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/tracfficlight.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tracfficlight " "Info: Found entity 1: tracfficlight" {  } { { "tracfficlight.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/tracfficlight.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_traffic_light.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file my_traffic_light.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_traffic_light-behavior " "Info: Found design unit 1: my_traffic_light-behavior" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_traffic_light " "Info: Found entity 1: my_traffic_light" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-clkdiv " "Info: Found design unit 1: clkdiv-clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/clkdiv.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Info: Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/clkdiv.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_traffic_light " "Info: Elaborating entity \"my_traffic_light\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ld my_traffic_light.vhd(9) " "Warning (10541): VHDL Signal Declaration warning at my_traffic_light.vhd(9): used implicit default value for signal \"ld\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "long my_traffic_light.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at my_traffic_light.vhd(16): object \"long\" assigned a value but never read" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "short my_traffic_light.vhd(16) " "Warning (10036): Verilog HDL or VHDL warning at my_traffic_light.vhd(16): object \"short\" assigned a value but never read" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Setcount my_traffic_light.vhd(17) " "Warning (10036): Verilog HDL or VHDL warning at my_traffic_light.vhd(17): object \"Setcount\" assigned a value but never read" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "S my_traffic_light.vhd(18) " "Warning (10541): VHDL Signal Declaration warning at my_traffic_light.vhd(18): used implicit default value for signal \"S\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk3 my_traffic_light.vhd(19) " "Warning (10036): Verilog HDL or VHDL warning at my_traffic_light.vhd(19): object \"clk3\" assigned a value but never read" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:U1 " "Info: Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:U1\"" {  } { { "my_traffic_light.vhd" "U1" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led\[0\] VCC " "Warning (13410): Pin \"led\[0\]\" is stuck at VCC" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[1\] GND " "Warning (13410): Pin \"led\[1\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led\[2\] GND " "Warning (13410): Pin \"led\[2\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_side\[0\] GND " "Warning (13410): Pin \"led_side\[0\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_side\[1\] GND " "Warning (13410): Pin \"led_side\[1\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_side\[2\] VCC " "Warning (13410): Pin \"led_side\[2\]\" is stuck at VCC" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[2\] GND " "Warning (13410): Pin \"ld\[2\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[3\] GND " "Warning (13410): Pin \"ld\[3\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[4\] GND " "Warning (13410): Pin \"ld\[4\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[5\] GND " "Warning (13410): Pin \"ld\[5\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[6\] GND " "Warning (13410): Pin \"ld\[6\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ld\[7\] GND " "Warning (13410): Pin \"ld\[7\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "main\[0\] VCC " "Warning (13410): Pin \"main\[0\]\" is stuck at VCC" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "main\[1\] GND " "Warning (13410): Pin \"main\[1\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "main\[2\] GND " "Warning (13410): Pin \"main\[2\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "side\[0\] GND " "Warning (13410): Pin \"side\[0\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "side\[1\] GND " "Warning (13410): Pin \"side\[1\]\" is stuck at GND" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "side\[2\] VCC " "Warning (13410): Pin \"side\[2\]\" is stuck at VCC" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vehicle " "Warning (15610): No output dependent on input pin \"vehicle\"" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn\[3\] " "Warning (15610): No output dependent on input pin \"btn\[3\]\"" {  } { { "my_traffic_light.vhd" "" { Text "C:/Users/owner/Desktop/de2_lab/core/lab_traffic_light/my_traffic_light.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Info: Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "219 " "Info: Peak virtual memory: 219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 10 09:13:55 2018 " "Info: Processing ended: Wed Oct 10 09:13:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
