Analyzing: "/home/IC/SPI_CHIP/scc018v3ebcd_uhd50_rvt_ff_v5p5_-40c_basic.db"
Library analysis succeeded.
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.0 |     *     |
| fast                               | 1.300000                |           |
| fast_leakage                       | 1.300000                |           |
| fastz                              | 1.300000                |           |
| slow                               | 1.300000                |           |
| typical                            | 1.300000                |           |
| typical_leakage                    | 1.300000                |           |
============================================================================


Information: There are 14 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file '/home/IC/Training/df2/Fdry/FreePDK45/osu_soc/lib/files/alib-52/scc018v3ebcd_uhd50_rvt_ff_v5p5_-40c_basic.db.alib'

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'inout_port_0'
  Processing 'spi_SlaveMode'
Warning: The design named spi_SlaveMode has 33 out of 64 cells marked size-only, which may limit optimization. (OPT-301)
Information: Added key list 'DesignWare' to design 'spi_SlaveMode'. (DDB-72)
  Processing 'BitDistributor8'
  Processing 'spi_fifo_DATAWIDTH8_0'
Warning: The design named spi_fifo_DATAWIDTH8_0 has 40 out of 91 cells marked size-only, which may limit optimization. (OPT-301)
Information: Added key list 'DesignWare' to design 'spi_fifo_DATAWIDTH8_0'. (DDB-72)
  Processing 'spi_MasterMode'
Information: Added key list 'DesignWare' to design 'spi_MasterMode'. (DDB-72)
  Processing 'spi_combine'

  Updating timing information
Information: Updating design information... (UID-85)
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U55/ZN' is detected. (TIM-052)

  Beginning Implementation Selection
  ----------------------------------
  Mapping 'spi_MasterMode_DW01_dec_0'
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U55/ZN' is detected. (TIM-052)
Warning: A non-unate path in clock network for clock 'spi_SlaveMode_u/sck_i'
 from pin 'spi_SlaveMode_u/U55/ZN' is detected. (TIM-052)

  Beginning Mapping Optimizations  (Ultra Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   19961.6      0.00       0.0       0.0                          
    0:00:04   19961.6      0.00       0.0       0.0                          
    0:00:04   19961.6      0.00       0.0       0.0                          
    0:00:04   19961.6      0.00       0.0       0.0                          
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          

  Beginning Delay Optimization
  ----------------------------
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15902.2      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          
    0:00:05   15836.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   15836.1      0.00       0.0       0.0                          
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15826.4      0.00       0.0       0.0                          
    0:00:05   15839.3      0.00       0.0       0.0                          
Loading db file '/home/IC/SPI_CHIP/scc018v3ebcd_uhd50_rvt_ff_v5p5_-40c_basic.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
