# Synchronous-FIFO-in-SystemVerilog
Synchronous BUFFER/FIRST-IN-FIRST-OUT in SystemVerilog
The data values were written sequentially into the memory array and read sequentially out of the memory array using the same clock signal.
