{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1463278159793 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1463278159794 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "emif4fpga 10M04SAU169C8G " "Selected device 10M04SAU169C8G for design \"emif4fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463278159807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463278159875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463278159875 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_top_altpll.v" "" { Text "D:/g_q_b/wc_ori_dpram/db/altpll_top_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1463278159979 ""}  } { { "db/altpll_top_altpll.v" "" { Text "D:/g_q_b/wc_ori_dpram/db/altpll_top_altpll.v" 44 -1 0 } } { "" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1463278159979 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463278160099 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1463278160110 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1463278160278 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463278160297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463278160297 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1463278160297 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463278160297 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 696 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463278160301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 698 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463278160301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 700 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463278160301 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 702 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1463278160301 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1463278160301 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1463278160301 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1463278160301 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1463278160301 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1463278160301 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1463278160303 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463278160309 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 73 " "No exact pin location assignment(s) for 73 pins of 73 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1463278160586 ""}
{ "Info" "ISTA_SDC_FOUND" "emif4fpga.sdc " "Reading SDC File: 'emif4fpga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1463278161786 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 3.75 -duty_cycle 50.00 -name \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 3.75 -duty_cycle 50.00 -name \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1463278161789 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1463278161789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1463278161790 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ema_we " "Node: ema_we was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dsp2reg_ctrl\[0\]~reg0 ema_we " "Register dsp2reg_ctrl\[0\]~reg0 is being clocked by ema_we" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1463278161793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1463278161793 "|emif4fpga|ema_we"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1463278161796 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1463278161797 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463278161797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463278161797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 altpll_top_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463278161797 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  inclk_50mhz " "  20.000  inclk_50mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1463278161797 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1463278161797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node altpll_top:altpll_top_inst\|altpll:altpll_component\|altpll_top_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463278161858 ""}  } { { "db/altpll_top_altpll.v" "" { Text "D:/g_q_b/wc_ori_dpram/db/altpll_top_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 92 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463278161858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ema_we~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node ema_we~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1463278161858 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dpram_we " "Destination node dpram_we" {  } { { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 189 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1463278161858 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1463278161858 ""}  } { { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 679 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463278161858 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463278162721 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463278162722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463278162723 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463278162725 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463278162726 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463278162727 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463278162727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463278162728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463278162748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1463278162749 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463278162749 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 1.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 1.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "1.5 V Schmitt Trigger. " "I/O standards used: 1.5 V Schmitt Trigger." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1463278162755 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1463278162755 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 1.2V 1 11 0 " "Number of I/O pins in group: 12 (unused VREF, 1.2V VCCIO, 1 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "1.2 V. " "I/O standards used: 1.2 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1463278162755 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1463278162755 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1463278162755 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1463278162755 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 3.3V 23 3 16 " "Number of I/O pins in group: 42 (unused VREF, 3.3V VCCIO, 23 input, 3 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1463278162755 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1463278162755 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1463278162755 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 28 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1463278162757 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1463278162757 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1463278162757 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463278162994 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1463278163002 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463278164529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463278164582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463278164618 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463278165392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463278165392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463278176630 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1463278177345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463278177345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1463278177521 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1463278177521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463278177521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463278177524 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1463278177881 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463278177893 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463278178571 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463278178571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463278179628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463278180737 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "40 MAX 10 " "40 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_we_dqm\[0\] 3.3-V LVCMOS C4 " "Pin ema_we_dqm\[0\] uses I/O standard 3.3-V LVCMOS at C4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_we_dqm[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_we_dqm\[0\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 58 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_we_dqm\[1\] 3.3-V LVCMOS B9 " "Pin ema_we_dqm\[1\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_we_dqm[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_we_dqm\[1\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 59 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[7\] 3.3-V LVCMOS B11 " "Pin ema_a\[7\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[7\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 67 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[8\] 3.3-V LVCMOS F9 " "Pin ema_a\[8\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[8\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 68 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[9\] 3.3-V LVCMOS L11 " "Pin ema_a\[9\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[9\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 69 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[10\] 3.3-V LVCMOS M10 " "Pin ema_a\[10\] uses I/O standard 3.3-V LVCMOS at M10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[10\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 70 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[11\] 3.3-V LVCMOS D1 " "Pin ema_a\[11\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[11\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[12\] 3.3-V LVCMOS C12 " "Pin ema_a\[12\] uses I/O standard 3.3-V LVCMOS at C12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[12\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_ba\[0\] 3.3-V LVCMOS D8 " "Pin ema_ba\[0\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_ba[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_ba\[0\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_clk 3.3-V LVCMOS A10 " "Pin ema_clk uses I/O standard 3.3-V LVCMOS at A10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_clk } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_clk" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 79 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[0\] 3.3-V LVCMOS K7 " "Pin ema_d\[0\] uses I/O standard 3.3-V LVCMOS at K7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[0\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[1\] 3.3-V LVCMOS J7 " "Pin ema_d\[1\] uses I/O standard 3.3-V LVCMOS at J7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[1\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[2\] 3.3-V LVCMOS M13 " "Pin ema_d\[2\] uses I/O standard 3.3-V LVCMOS at M13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[2\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[3\] 3.3-V LVCMOS K5 " "Pin ema_d\[3\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[3\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[4\] 3.3-V LVCMOS M8 " "Pin ema_d\[4\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[4\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[5\] 3.3-V LVCMOS J5 " "Pin ema_d\[5\] uses I/O standard 3.3-V LVCMOS at J5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[5\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[6\] 3.3-V LVCMOS N5 " "Pin ema_d\[6\] uses I/O standard 3.3-V LVCMOS at N5" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[6\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 22 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[7\] 3.3-V LVCMOS L4 " "Pin ema_d\[7\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[7\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[8\] 3.3-V LVCMOS N6 " "Pin ema_d\[8\] uses I/O standard 3.3-V LVCMOS at N6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[8\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[9\] 3.3-V LVCMOS J6 " "Pin ema_d\[9\] uses I/O standard 3.3-V LVCMOS at J6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[9\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[10\] 3.3-V LVCMOS N7 " "Pin ema_d\[10\] uses I/O standard 3.3-V LVCMOS at N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[10\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 18 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[11\] 3.3-V LVCMOS M9 " "Pin ema_d\[11\] uses I/O standard 3.3-V LVCMOS at M9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[11\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 45 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[12\] 3.3-V LVCMOS M7 " "Pin ema_d\[12\] uses I/O standard 3.3-V LVCMOS at M7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[12\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 46 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[13\] 3.3-V LVCMOS N9 " "Pin ema_d\[13\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[13\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 47 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[14\] 3.3-V LVCMOS N11 " "Pin ema_d\[14\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[14\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 48 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_d\[15\] 3.3-V LVCMOS N8 " "Pin ema_d\[15\] uses I/O standard 3.3-V LVCMOS at N8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_d[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_d\[15\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 49 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_simo 3.3-V LVCMOS G10 " "Pin spi0_simo uses I/O standard 3.3-V LVCMOS at G10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { spi0_simo } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_simo" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 80 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_clk 3.3-V LVCMOS L10 " "Pin spi0_clk uses I/O standard 3.3-V LVCMOS at L10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { spi0_clk } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_clk" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi0_scsn4 3.3-V LVCMOS F13 " "Pin spi0_scsn4 uses I/O standard 3.3-V LVCMOS at F13" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { spi0_scsn4 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_scsn4" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_we 3.3-V LVCMOS H4 " "Pin ema_we uses I/O standard 3.3-V LVCMOS at H4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_we } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_we" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 78 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_cs 3.3-V LVCMOS B1 " "Pin ema_cs uses I/O standard 3.3-V LVCMOS at B1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_cs } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_cs" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 76 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[0\] 3.3-V LVCMOS M12 " "Pin ema_a\[0\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[0\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 60 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[1\] 3.3-V LVCMOS M11 " "Pin ema_a\[1\] uses I/O standard 3.3-V LVCMOS at M11" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[1\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 61 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[2\] 3.3-V LVCMOS K6 " "Pin ema_a\[2\] uses I/O standard 3.3-V LVCMOS at K6" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[2\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 62 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_ba\[1\] 3.3-V LVCMOS N12 " "Pin ema_ba\[1\] uses I/O standard 3.3-V LVCMOS at N12" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_ba[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_ba\[1\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 74 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[3\] 3.3-V LVCMOS M4 " "Pin ema_a\[3\] uses I/O standard 3.3-V LVCMOS at M4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[3\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 63 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[4\] 3.3-V LVCMOS E1 " "Pin ema_a\[4\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[4\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 64 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[5\] 3.3-V LVCMOS N4 " "Pin ema_a\[5\] uses I/O standard 3.3-V LVCMOS at N4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[5\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 65 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_a\[6\] 3.3-V LVCMOS N10 " "Pin ema_a\[6\] uses I/O standard 3.3-V LVCMOS at N10" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_a[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_a\[6\]" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 66 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ema_oe 3.3-V LVCMOS J8 " "Pin ema_oe uses I/O standard 3.3-V LVCMOS at J8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ema_oe } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ema_oe" } } } } { "emif4fpga.v" "" { Text "D:/g_q_b/wc_ori_dpram/emif4fpga.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/g_q_b/wc_ori_dpram/" { { 0 { 0 ""} 0 77 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1463278181120 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1463278181120 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_we_dqm\[0\] 3.3-V LVCMOS C4 " "Pin ema_we_dqm\[0\] uses I/O standard 3.3-V LVCMOS located at C4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_we_dqm\[1\] 3.3-V LVCMOS B9 " "Pin ema_we_dqm\[1\] uses I/O standard 3.3-V LVCMOS located at B9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_a\[11\] 3.3-V LVCMOS D1 " "Pin ema_a\[11\] uses I/O standard 3.3-V LVCMOS located at D1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_ba\[0\] 3.3-V LVCMOS D8 " "Pin ema_ba\[0\] uses I/O standard 3.3-V LVCMOS located at D8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_clk 3.3-V LVCMOS A10 " "Pin ema_clk uses I/O standard 3.3-V LVCMOS located at A10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[0\] 2.5 V E4 " "Pin dsp2reg_ctrl\[0\] uses I/O standard 2.5 V located at E4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[1\] 2.5 V B5 " "Pin dsp2reg_ctrl\[1\] uses I/O standard 2.5 V located at B5 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[2\] 2.5 V D7 " "Pin dsp2reg_ctrl\[2\] uses I/O standard 2.5 V located at D7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[4\] 2.5 V B3 " "Pin dsp2reg_ctrl\[4\] uses I/O standard 2.5 V located at B3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181128 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[5\] 2.5 V D6 " "Pin dsp2reg_ctrl\[5\] uses I/O standard 2.5 V located at D6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[7\] 2.5 V A4 " "Pin dsp2reg_ctrl\[7\] uses I/O standard 2.5 V located at A4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[8\] 2.5 V B4 " "Pin dsp2reg_ctrl\[8\] uses I/O standard 2.5 V located at B4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[9\] 2.5 V A3 " "Pin dsp2reg_ctrl\[9\] uses I/O standard 2.5 V located at A3 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[10\] 2.5 V E6 " "Pin dsp2reg_ctrl\[10\] uses I/O standard 2.5 V located at E6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[11\] 2.5 V C1 " "Pin dsp2reg_ctrl\[11\] uses I/O standard 2.5 V located at C1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[14\] 2.5 V F1 " "Pin dsp2reg_ctrl\[14\] uses I/O standard 2.5 V located at F1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "dsp2reg_ctrl\[15\] 2.5 V A7 " "Pin dsp2reg_ctrl\[15\] uses I/O standard 2.5 V located at A7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sel_led 1.5 V Schmitt Trigger F4 " "Pin sel_led uses I/O standard 1.5 V Schmitt Trigger located at F4 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_cs 3.3-V LVCMOS B1 " "Pin ema_cs uses I/O standard 3.3-V LVCMOS located at B1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "ema_a\[4\] 3.3-V LVCMOS E1 " "Pin ema_a\[4\] uses I/O standard 3.3-V LVCMOS located at E1 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1463278181129 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/g_q_b/wc_ori_dpram/output_files/emif4fpga.fit.smsg " "Generated suppressed messages file D:/g_q_b/wc_ori_dpram/output_files/emif4fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463278181286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1463 " "Peak virtual memory: 1463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463278182280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 10:09:42 2016 " "Processing ended: Sun May 15 10:09:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463278182280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463278182280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463278182280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463278182280 ""}
