Time resolution is 1 ps
$finish called at time : 110 ns : File "/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/3_0/piso_ce/piso_ce.srcs/sim_1/new/piso_ce_tb.v" Line 45
