// Seed: 3554341438
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd96,
    parameter id_5 = 32'd23
) (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 _id_2,
    input tri id_3,
    output wor id_4,
    input supply1 _id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8,
    input supply1 id_9
);
  assign id_1 = id_8;
  wire [~  id_5 : id_5] id_11;
  wire id_12;
  logic [-1 'b0 : id_2] id_13;
  assign id_6 = id_13;
  module_0 modCall_1 (
      id_12,
      id_13
  );
  wire id_14;
  localparam id_15 = 1;
  logic [1  -  1 : -1] id_16;
  ;
  assign id_1 = 1'b0 - -1'b0;
endmodule
