{"vcs1":{"timestamp_begin":1731060772.582339938, "rt":2.90, "ut":1.50, "st":0.36}}
{"vcselab":{"timestamp_begin":1731060775.588350446, "rt":0.97, "ut":0.28, "st":0.23}}
{"link":{"timestamp_begin":1731060776.645213370, "rt":0.37, "ut":0.14, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731060771.716609598}
{"VCS_COMP_START_TIME": 1731060771.716609598}
{"VCS_COMP_END_TIME": 1731060780.744671511}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 334920}}
{"stitch_vcselab": {"peak_mem": 231616}}
