============================================================
   Tang Dynasty, V4.5.12562
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = C:/Anlogic/TD4.5.12562/bin/td.exe
   Built at =   11:23:57 Jun  4 2019
   Run by =     Administrator
   Run Date =   Mon Aug 12 14:40:03 2019

   Run on =     PC-20190811NNTS
============================================================
RUN-1002 : start command "open_project Quick_Start.al"
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "import_device ef2_4.db -package EF2L45BG256B"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      C13      |    gpio    
ARC-1001 :        initn       |      A13      |    gpio    
ARC-1001 :      programn      |      B10      |  dedicated  
ARC-1001 :   tdi/tms/tck/tdo  |  A6/B8/A7/C6  |  dedicated  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db Quick_Start_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V4.5.12562.
RUN-1001 : Database version number 46115.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db Quick_Start_gate.db" in  2.856155s wall, 2.698817s user + 0.093601s system = 2.792418s CPU (97.8%)

RUN-1004 : used memory is 209 MB, reserved memory is 189 MB, peak memory is 209 MB
RUN-1002 : start command "set_param place effort medium"
RUN-1002 : start command "set_param place opt_timing medium"
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2078 instances, 1978 slices, 32 macros(320 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.196725s wall, 1.170008s user + 0.078001s system = 1.248008s CPU (104.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 905518
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 88%, beta_incr = 0.470179
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 546278, overlap = 168
PHY-3002 : Step(2): len = 378653, overlap = 243.5
PHY-3002 : Step(3): len = 293237, overlap = 270.5
PHY-3002 : Step(4): len = 233024, overlap = 292
PHY-3002 : Step(5): len = 190461, overlap = 307.25
PHY-3002 : Step(6): len = 155371, overlap = 323
PHY-3002 : Step(7): len = 123207, overlap = 342.25
PHY-3002 : Step(8): len = 107356, overlap = 350
PHY-3002 : Step(9): len = 86982.6, overlap = 360
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.17468e-06
PHY-3002 : Step(10): len = 84612.6, overlap = 359.5
PHY-3002 : Step(11): len = 92526.8, overlap = 340.5
PHY-3002 : Step(12): len = 107624, overlap = 313.25
PHY-3002 : Step(13): len = 100092, overlap = 315
PHY-3002 : Step(14): len = 94299.9, overlap = 316.5
PHY-3002 : Step(15): len = 93890.3, overlap = 316.25
PHY-3002 : Step(16): len = 97713.7, overlap = 315.25
PHY-3002 : Step(17): len = 95261.5, overlap = 316.75
PHY-3002 : Step(18): len = 95318.7, overlap = 315.25
PHY-3002 : Step(19): len = 95205.7, overlap = 313.75
PHY-3002 : Step(20): len = 96229.7, overlap = 310
PHY-3002 : Step(21): len = 98806.9, overlap = 308
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.34935e-06
PHY-3002 : Step(22): len = 97827.8, overlap = 305.25
PHY-3002 : Step(23): len = 102589, overlap = 290.25
PHY-3002 : Step(24): len = 110726, overlap = 268.75
PHY-3002 : Step(25): len = 108340, overlap = 265
PHY-3002 : Step(26): len = 108021, overlap = 266
PHY-3002 : Step(27): len = 109403, overlap = 264.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.69871e-06
PHY-3002 : Step(28): len = 111473, overlap = 258.5
PHY-3002 : Step(29): len = 117331, overlap = 244.25
PHY-3002 : Step(30): len = 117641, overlap = 237.5
PHY-3002 : Step(31): len = 118790, overlap = 228.75
PHY-3002 : Step(32): len = 122541, overlap = 220
PHY-3002 : Step(33): len = 122749, overlap = 214
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.39742e-06
PHY-3002 : Step(34): len = 125235, overlap = 213
PHY-3002 : Step(35): len = 129630, overlap = 205.25
PHY-3002 : Step(36): len = 129839, overlap = 201.5
PHY-3002 : Step(37): len = 132011, overlap = 198.75
PHY-3002 : Step(38): len = 134229, overlap = 197.75
PHY-3002 : Step(39): len = 135334, overlap = 185.75
PHY-3002 : Step(40): len = 136835, overlap = 177.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.87948e-05
PHY-3002 : Step(41): len = 138894, overlap = 173
PHY-3002 : Step(42): len = 142021, overlap = 176.75
PHY-3002 : Step(43): len = 145048, overlap = 178
PHY-3002 : Step(44): len = 149328, overlap = 168.75
PHY-3002 : Step(45): len = 151371, overlap = 168.25
PHY-3002 : Step(46): len = 151270, overlap = 166.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.75897e-05
PHY-3002 : Step(47): len = 156858, overlap = 156.25
PHY-3002 : Step(48): len = 160372, overlap = 151.25
PHY-3002 : Step(49): len = 158494, overlap = 147.25
PHY-3002 : Step(50): len = 157421, overlap = 144
PHY-3002 : Step(51): len = 156686, overlap = 142.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010320s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (151.2%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.025250s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (100.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.651433s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.68402e-06
PHY-3002 : Step(52): len = 157882, overlap = 148.75
PHY-3002 : Step(53): len = 157676, overlap = 150.75
PHY-3002 : Step(54): len = 156504, overlap = 157
PHY-3002 : Step(55): len = 154344, overlap = 160.75
PHY-3002 : Step(56): len = 150858, overlap = 165.25
PHY-3002 : Step(57): len = 146940, overlap = 169.25
PHY-3002 : Step(58): len = 142875, overlap = 172.5
PHY-3002 : Step(59): len = 139404, overlap = 180.5
PHY-3002 : Step(60): len = 137176, overlap = 182.25
PHY-3002 : Step(61): len = 136039, overlap = 180
PHY-3002 : Step(62): len = 135819, overlap = 175.25
PHY-3002 : Step(63): len = 135425, overlap = 170.75
PHY-3002 : Step(64): len = 135619, overlap = 167
PHY-3002 : Step(65): len = 135980, overlap = 161.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.9368e-05
PHY-3002 : Step(66): len = 138753, overlap = 154.5
PHY-3002 : Step(67): len = 146364, overlap = 144
PHY-3002 : Step(68): len = 146284, overlap = 142.25
PHY-3002 : Step(69): len = 146632, overlap = 141.75
PHY-3002 : Step(70): len = 147301, overlap = 143
PHY-3002 : Step(71): len = 147897, overlap = 146
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.87361e-05
PHY-3002 : Step(72): len = 151272, overlap = 140
PHY-3002 : Step(73): len = 159280, overlap = 129.25
PHY-3002 : Step(74): len = 158816, overlap = 129.25
PHY-3002 : Step(75): len = 158709, overlap = 122.5
PHY-3002 : Step(76): len = 158900, overlap = 118.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.39053e-05
PHY-3002 : Step(77): len = 164522, overlap = 117.5
PHY-3002 : Step(78): len = 168985, overlap = 115.75
PHY-3002 : Step(79): len = 169489, overlap = 109
PHY-3002 : Step(80): len = 169475, overlap = 103.25
PHY-3002 : Step(81): len = 169326, overlap = 102
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.973010s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.659571s wall, 0.655204s user + 0.000000s system = 0.655204s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.37272e-05
PHY-3002 : Step(82): len = 177800, overlap = 204.25
PHY-3002 : Step(83): len = 180731, overlap = 189.25
PHY-3002 : Step(84): len = 180983, overlap = 173
PHY-3002 : Step(85): len = 177694, overlap = 174.25
PHY-3002 : Step(86): len = 171606, overlap = 182.5
PHY-3002 : Step(87): len = 166311, overlap = 200.25
PHY-3002 : Step(88): len = 163281, overlap = 206
PHY-3002 : Step(89): len = 160121, overlap = 204.5
PHY-3002 : Step(90): len = 157529, overlap = 211
PHY-3002 : Step(91): len = 155251, overlap = 212.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107454
PHY-3002 : Step(92): len = 162277, overlap = 197.5
PHY-3002 : Step(93): len = 167302, overlap = 186.5
PHY-3002 : Step(94): len = 170005, overlap = 181
PHY-3002 : Step(95): len = 169945, overlap = 181.5
PHY-3002 : Step(96): len = 169718, overlap = 180.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000214909
PHY-3002 : Step(97): len = 176829, overlap = 168.5
PHY-3002 : Step(98): len = 180701, overlap = 164
PHY-3002 : Step(99): len = 183438, overlap = 155.75
PHY-3002 : Step(100): len = 184865, overlap = 149.25
PHY-3002 : Step(101): len = 185289, overlap = 147.75
PHY-3002 : Step(102): len = 185529, overlap = 150
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000408467
PHY-3002 : Step(103): len = 190889, overlap = 143.25
PHY-3002 : Step(104): len = 193723, overlap = 143.5
PHY-3002 : Step(105): len = 197898, overlap = 139.5
PHY-3002 : Step(106): len = 198691, overlap = 138.75
PHY-3002 : Step(107): len = 197933, overlap = 140.5
PHY-3002 : Step(108): len = 197743, overlap = 141
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000765621
PHY-3002 : Step(109): len = 201693, overlap = 134.5
PHY-3002 : Step(110): len = 203154, overlap = 134.5
PHY-3002 : Step(111): len = 204576, overlap = 130
PHY-3002 : Step(112): len = 205648, overlap = 130.25
PHY-3002 : Step(113): len = 206045, overlap = 131.75
PHY-3002 : Step(114): len = 206650, overlap = 131.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00135297
PHY-3002 : Step(115): len = 208278, overlap = 133.5
PHY-3002 : Step(116): len = 209229, overlap = 133.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00209091
PHY-3002 : Step(117): len = 210202, overlap = 133.75
PHY-3002 : Step(118): len = 211267, overlap = 131.25
PHY-3002 : Step(119): len = 212083, overlap = 130
PHY-3002 : Step(120): len = 212640, overlap = 129.5
PHY-3002 : Step(121): len = 213311, overlap = 130
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.260722s wall, 0.140401s user + 0.171601s system = 0.312002s CPU (119.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 90%, beta_incr = 0.470179
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  0.973636s wall, 0.967206s user + 0.000000s system = 0.967206s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.683232s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (105.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000276261
PHY-3002 : Step(122): len = 212051, overlap = 99
PHY-3002 : Step(123): len = 208710, overlap = 101.75
PHY-3002 : Step(124): len = 204933, overlap = 117
PHY-3002 : Step(125): len = 203433, overlap = 119.25
PHY-3002 : Step(126): len = 201990, overlap = 124.5
PHY-3002 : Step(127): len = 201010, overlap = 129.25
PHY-3002 : Step(128): len = 200586, overlap = 133.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000552522
PHY-3002 : Step(129): len = 204550, overlap = 125.75
PHY-3002 : Step(130): len = 205380, overlap = 121.75
PHY-3002 : Step(131): len = 206925, overlap = 117.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00103437
PHY-3002 : Step(132): len = 209193, overlap = 116
PHY-3002 : Step(133): len = 209815, overlap = 117.5
PHY-3002 : Step(134): len = 211301, overlap = 114.5
PHY-3002 : Step(135): len = 211661, overlap = 112.75
PHY-3002 : Step(136): len = 211990, overlap = 110.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00176926
PHY-3002 : Step(137): len = 213729, overlap = 112.25
PHY-3002 : Step(138): len = 214311, overlap = 113.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00239322
PHY-3002 : Step(139): len = 215196, overlap = 111.75
PHY-3002 : Step(140): len = 215988, overlap = 112.25
PHY-3002 : Step(141): len = 216594, overlap = 114
PHY-3002 : Step(142): len = 217037, overlap = 113.25
PHY-3002 : Step(143): len = 217484, overlap = 113.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021001s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (148.6%)

PHY-3001 : Legalized: Len = 225132, Over = 0
PHY-3001 : Final: Len = 225132, Over = 0
RUN-1003 : finish command "place" in  18.508846s wall, 26.005367s user + 1.419609s system = 27.424976s CPU (148.2%)

RUN-1004 : used memory is 317 MB, reserved memory is 294 MB, peak memory is 321 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 2859 to 2206
PHY-1001 : Pin misalignment score is improved from 2206 to 2175
PHY-1001 : Pin misalignment score is improved from 2175 to 2172
PHY-1001 : Pin misalignment score is improved from 2172 to 2170
PHY-1001 : Pin misalignment score is improved from 2170 to 2170
PHY-1001 : Pin local connectivity score is improved from 257 to 0
PHY-1001 : Pin misalignment score is improved from 2281 to 2209
PHY-1001 : Pin misalignment score is improved from 2209 to 2205
PHY-1001 : Pin misalignment score is improved from 2205 to 2205
PHY-1001 : Pin local connectivity score is improved from 46 to 0
PHY-1001 : End pin swap;  2.771869s wall, 2.792418s user + 0.000000s system = 2.792418s CPU (100.7%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2080 instances
RUN-1001 : 989 mslices, 989 lslices, 97 pads, 0 brams, 0 dsps
RUN-1001 : There are total 5656 nets
RUN-1001 : 2884 nets have 2 pins
RUN-1001 : 2076 nets have [3 - 5] pins
RUN-1001 : 492 nets have [6 - 10] pins
RUN-1001 : 67 nets have [11 - 20] pins
RUN-1001 : 134 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 287000, over cnt = 1561(19%), over = 2943, worst = 11
PHY-1002 : len = 293616, over cnt = 1297(16%), over = 1974, worst = 5
PHY-1002 : len = 299472, over cnt = 1227(15%), over = 1600, worst = 4
PHY-1002 : len = 319928, over cnt = 741(9%), over = 767, worst = 3
PHY-1002 : len = 332408, over cnt = 498(6%), over = 500, worst = 2
PHY-1002 : len = 342728, over cnt = 400(4%), over = 400, worst = 1
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2078, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 163 out of 5656 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  4.687010s wall, 4.664430s user + 0.015600s system = 4.680030s CPU (99.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 33840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.114584s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (95.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 2% nets.
PHY-1002 : len = 52448, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End Routed; 0.643995s wall, 0.639604s user + 0.000000s system = 0.639604s CPU (99.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.022691s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (68.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.006827s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.007321s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (426.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 52344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007843s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (198.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 52336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.007547s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 51% nets.
PHY-1001 : Routed 62% nets.
PHY-1001 : Routed 74% nets.
PHY-1001 : Routed 93% nets.
PHY-1002 : len = 631880, over cnt = 1583(0%), over = 1649, worst = 3
PHY-1001 : End Routed; 21.665295s wall, 25.911766s user + 0.171601s system = 26.083367s CPU (120.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 581176, over cnt = 807(0%), over = 814, worst = 2
PHY-1001 : End DR Iter 1; 14.713722s wall, 14.570493s user + 0.031200s system = 14.601694s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 569496, over cnt = 302(0%), over = 302, worst = 1
PHY-1001 : End DR Iter 2; 7.750934s wall, 7.722049s user + 0.000000s system = 7.722049s CPU (99.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 569936, over cnt = 117(0%), over = 117, worst = 1
PHY-1001 : End DR Iter 3; 1.007481s wall, 0.982806s user + 0.015600s system = 0.998406s CPU (99.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 572728, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 4; 0.851242s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (100.8%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 574472, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 5; 0.479343s wall, 0.468003s user + 0.000000s system = 0.468003s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 575288, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 6; 0.903291s wall, 0.889206s user + 0.000000s system = 0.889206s CPU (98.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.789136s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (99.4%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 8; 1.941507s wall, 1.934412s user + 0.000000s system = 1.934412s CPU (99.6%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 575664, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 9; 1.991829s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (100.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 9; 2.260120s wall, 2.152814s user + 0.000000s system = 2.152814s CPU (95.3%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 10; 2.023499s wall, 2.028013s user + 0.015600s system = 2.043613s CPU (101.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 11; 2.027458s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (99.3%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 12; 2.011545s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (100.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 575648, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End LB Iter 13; 2.008408s wall, 1.996813s user + 0.000000s system = 1.996813s CPU (99.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 576000, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 2; 2.254192s wall, 2.215214s user + 0.000000s system = 2.215214s CPU (98.3%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 576056, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DC Iter 3; 3.580978s wall, 3.556823s user + 0.000000s system = 3.556823s CPU (99.3%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 576208, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 4; 1.045745s wall, 1.045207s user + 0.000000s system = 1.045207s CPU (99.9%)

PHY-1001 : ==== DC Iter 4 ====
PHY-1002 : len = 576224, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 5; 1.450224s wall, 1.466409s user + 0.000000s system = 1.466409s CPU (101.1%)

PHY-1001 : ==== DC Iter 5 ====
PHY-1002 : len = 576280, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 576280
PHY-1001 : End DC Iter 5; 0.559776s wall, 0.561604s user + 0.000000s system = 0.561604s CPU (100.3%)

PHY-1001 : 7 feed throughs used by 6 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  82.386772s wall, 86.159352s user + 0.343202s system = 86.502555s CPU (105.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  89.976419s wall, 93.741001s user + 0.358802s system = 94.099803s CPU (104.6%)

RUN-1004 : used memory is 451 MB, reserved memory is 428 MB, peak memory is 485 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3939   out of   4480   87.92%
#reg                 2654   out of   4480   59.24%
#le                  3939
  #lut only          1285   out of   3939   32.62%
  #reg only             0   out of   3939    0.00%
  #lut&reg           2654   out of   3939   67.38%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.295822s wall, 2.184014s user + 0.062400s system = 2.246414s CPU (97.8%)

RUN-1004 : used memory is 451 MB, reserved memory is 428 MB, peak memory is 485 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 24486, tnet num: 5654, tinst num: 2083, tnode num: 29823, tedge num: 41074.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5654 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 3, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.519973s wall, 3.478822s user + 0.046800s system = 3.525623s CPU (100.2%)

RUN-1004 : used memory is 509 MB, reserved memory is 485 MB, peak memory is 509 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100000000000000000 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2085
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5656, pip num: 53813
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 935 valid insts, and 152137 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100000000000000000 -f Quick_Start.btc" in  10.926831s wall, 20.389331s user + 0.078001s system = 20.467331s CPU (187.3%)

RUN-1004 : used memory is 535 MB, reserved memory is 512 MB, peak memory is 544 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.720158s wall, 2.745618s user + 0.015600s system = 2.761218s CPU (101.5%)

RUN-1004 : used memory is 294 MB, reserved memory is 273 MB, peak memory is 545 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 2 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.111496s wall, 1.076407s user + 0.062400s system = 1.138807s CPU (102.5%)

RUN-1004 : used memory is 310 MB, reserved memory is 289 MB, peak memory is 545 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.190264s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (100.9%)

RUN-1004 : used memory is 404 MB, reserved memory is 378 MB, peak memory is 545 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.49 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.102544s wall, 12.792082s user + 0.109201s system = 12.901283s CPU (98.5%)

RUN-1004 : used memory is 389 MB, reserved memory is 371 MB, peak memory is 545 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 3 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.242868s wall, 2.137214s user + 0.109201s system = 2.246414s CPU (100.2%)

RUN-1004 : used memory is 393 MB, reserved memory is 375 MB, peak memory is 545 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.104790s wall, 3.120020s user + 0.015600s system = 3.135620s CPU (101.0%)

RUN-1004 : used memory is 393 MB, reserved memory is 375 MB, peak memory is 545 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2233 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.572962s wall, 2.605217s user + 0.046800s system = 2.652017s CPU (103.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 419 MB, peak memory is 545 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  5.992058s wall, 5.990438s user + 0.109201s system = 6.099639s CPU (101.8%)

RUN-1004 : used memory is 443 MB, reserved memory is 419 MB, peak memory is 545 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.140736s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957250
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(144): len = 574261, overlap = 191.25
PHY-3002 : Step(145): len = 403538, overlap = 255.5
PHY-3002 : Step(146): len = 315376, overlap = 285.5
PHY-3002 : Step(147): len = 254993, overlap = 309.75
PHY-3002 : Step(148): len = 209327, overlap = 324.5
PHY-3002 : Step(149): len = 170572, overlap = 344.75
PHY-3002 : Step(150): len = 138923, overlap = 361.25
PHY-3002 : Step(151): len = 118784, overlap = 379
PHY-3002 : Step(152): len = 97067.7, overlap = 389.75
PHY-3002 : Step(153): len = 89012.6, overlap = 392.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80466e-07
PHY-3002 : Step(154): len = 87049.4, overlap = 393
PHY-3002 : Step(155): len = 86905.7, overlap = 390.75
PHY-3002 : Step(156): len = 94161.8, overlap = 373.75
PHY-3002 : Step(157): len = 93002.9, overlap = 369.75
PHY-3002 : Step(158): len = 95346, overlap = 353.5
PHY-3002 : Step(159): len = 94140, overlap = 352
PHY-3002 : Step(160): len = 95462.6, overlap = 350.5
PHY-3002 : Step(161): len = 96524.5, overlap = 346.75
PHY-3002 : Step(162): len = 95605.7, overlap = 343.25
PHY-3002 : Step(163): len = 96425.8, overlap = 342.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76093e-06
PHY-3002 : Step(164): len = 97216.7, overlap = 342.75
PHY-3002 : Step(165): len = 100607, overlap = 339
PHY-3002 : Step(166): len = 102961, overlap = 337.25
PHY-3002 : Step(167): len = 107479, overlap = 335
PHY-3002 : Step(168): len = 111106, overlap = 315.25
PHY-3002 : Step(169): len = 112406, overlap = 297
PHY-3002 : Step(170): len = 114449, overlap = 289
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52186e-06
PHY-3002 : Step(171): len = 114593, overlap = 285
PHY-3002 : Step(172): len = 117085, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34372e-06
PHY-3002 : Step(173): len = 119023, overlap = 271
PHY-3002 : Step(174): len = 134255, overlap = 249.25
PHY-3002 : Step(175): len = 135544, overlap = 235.5
PHY-3002 : Step(176): len = 134647, overlap = 229.25
PHY-3002 : Step(177): len = 135923, overlap = 213.75
PHY-3002 : Step(178): len = 137006, overlap = 208.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26874e-05
PHY-3002 : Step(179): len = 137728, overlap = 206
PHY-3002 : Step(180): len = 145593, overlap = 194
PHY-3002 : Step(181): len = 152025, overlap = 180
PHY-3002 : Step(182): len = 150167, overlap = 176.5
PHY-3002 : Step(183): len = 149955, overlap = 172.5
PHY-3002 : Step(184): len = 150411, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53749e-05
PHY-3002 : Step(185): len = 150693, overlap = 165.5
PHY-3002 : Step(186): len = 152459, overlap = 162.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004490s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.079723s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (99.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.685961s wall, 0.686404s user + 0.015600s system = 0.702005s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7052e-06
PHY-3002 : Step(187): len = 155191, overlap = 159
PHY-3002 : Step(188): len = 156354, overlap = 169.5
PHY-3002 : Step(189): len = 155429, overlap = 175
PHY-3002 : Step(190): len = 153182, overlap = 182
PHY-3002 : Step(191): len = 150241, overlap = 188
PHY-3002 : Step(192): len = 147396, overlap = 192.75
PHY-3002 : Step(193): len = 144193, overlap = 197.75
PHY-3002 : Step(194): len = 141423, overlap = 201.25
PHY-3002 : Step(195): len = 138852, overlap = 206.75
PHY-3002 : Step(196): len = 136752, overlap = 212.75
PHY-3002 : Step(197): len = 135288, overlap = 218.5
PHY-3002 : Step(198): len = 134806, overlap = 219.75
PHY-3002 : Step(199): len = 134186, overlap = 226.75
PHY-3002 : Step(200): len = 134071, overlap = 229.75
PHY-3002 : Step(201): len = 134612, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4104e-06
PHY-3002 : Step(202): len = 135857, overlap = 224.25
PHY-3002 : Step(203): len = 139610, overlap = 215.5
PHY-3002 : Step(204): len = 141341, overlap = 206
PHY-3002 : Step(205): len = 142516, overlap = 201.25
PHY-3002 : Step(206): len = 145352, overlap = 196.75
PHY-3002 : Step(207): len = 146544, overlap = 193.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88208e-05
PHY-3002 : Step(208): len = 148261, overlap = 188.25
PHY-3002 : Step(209): len = 157293, overlap = 177.25
PHY-3002 : Step(210): len = 158779, overlap = 170.5
PHY-3002 : Step(211): len = 158800, overlap = 162.5
PHY-3002 : Step(212): len = 159770, overlap = 157.5
PHY-3002 : Step(213): len = 160169, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76416e-05
PHY-3002 : Step(214): len = 163065, overlap = 152
PHY-3002 : Step(215): len = 172576, overlap = 142.25
PHY-3002 : Step(216): len = 172388, overlap = 139.5
PHY-3002 : Step(217): len = 171567, overlap = 137
PHY-3002 : Step(218): len = 171727, overlap = 137.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.52832e-05
PHY-3002 : Step(219): len = 176889, overlap = 129.5
PHY-3002 : Step(220): len = 182875, overlap = 127.5
PHY-3002 : Step(221): len = 183518, overlap = 126.25
PHY-3002 : Step(222): len = 184262, overlap = 118
PHY-3002 : Step(223): len = 184618, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.065118s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.703381s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (97.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08823e-05
PHY-3002 : Step(224): len = 191597, overlap = 207
PHY-3002 : Step(225): len = 194716, overlap = 190.5
PHY-3002 : Step(226): len = 193129, overlap = 190
PHY-3002 : Step(227): len = 189211, overlap = 183.25
PHY-3002 : Step(228): len = 183299, overlap = 195.75
PHY-3002 : Step(229): len = 177232, overlap = 205
PHY-3002 : Step(230): len = 173140, overlap = 210
PHY-3002 : Step(231): len = 170472, overlap = 210
PHY-3002 : Step(232): len = 167953, overlap = 219
PHY-3002 : Step(233): len = 165419, overlap = 221.5
PHY-3002 : Step(234): len = 163115, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101765
PHY-3002 : Step(235): len = 170856, overlap = 207
PHY-3002 : Step(236): len = 177256, overlap = 194.75
PHY-3002 : Step(237): len = 178540, overlap = 189.5
PHY-3002 : Step(238): len = 178048, overlap = 193.75
PHY-3002 : Step(239): len = 178073, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203529
PHY-3002 : Step(240): len = 185430, overlap = 184.25
PHY-3002 : Step(241): len = 190237, overlap = 177.5
PHY-3002 : Step(242): len = 193092, overlap = 164.5
PHY-3002 : Step(243): len = 193342, overlap = 164.5
PHY-3002 : Step(244): len = 193445, overlap = 167.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407058
PHY-3002 : Step(245): len = 199255, overlap = 159.5
PHY-3002 : Step(246): len = 201343, overlap = 157.75
PHY-3002 : Step(247): len = 206651, overlap = 154.5
PHY-3002 : Step(248): len = 207657, overlap = 150.25
PHY-3002 : Step(249): len = 207438, overlap = 150
PHY-3002 : Step(250): len = 207445, overlap = 152.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000729462
PHY-3002 : Step(251): len = 211238, overlap = 146.25
PHY-3002 : Step(252): len = 212528, overlap = 148.25
PHY-3002 : Step(253): len = 214346, overlap = 147.5
PHY-3002 : Step(254): len = 215685, overlap = 147.5
PHY-3002 : Step(255): len = 216093, overlap = 146.25
PHY-3002 : Step(256): len = 216264, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138679
PHY-3002 : Step(257): len = 218601, overlap = 148.25
PHY-3002 : Step(258): len = 219390, overlap = 146.5
PHY-3002 : Step(259): len = 220778, overlap = 152.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00217976
PHY-3002 : Step(260): len = 221543, overlap = 152.25
PHY-3002 : Step(261): len = 222875, overlap = 150.75
PHY-3002 : Step(262): len = 223469, overlap = 148
PHY-3002 : Step(263): len = 224168, overlap = 146.25
PHY-3002 : Step(264): len = 224795, overlap = 146
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0031402
PHY-3002 : Step(265): len = 225370, overlap = 145.5
PHY-3002 : Step(266): len = 226349, overlap = 144.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361916
PHY-3002 : Step(267): len = 226545, overlap = 144.25
PHY-3002 : Step(268): len = 227640, overlap = 141.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00397233
PHY-3002 : Step(269): len = 227744, overlap = 142
PHY-3002 : Step(270): len = 228889, overlap = 141.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00460968
PHY-3002 : Step(271): len = 228952, overlap = 142
PHY-3002 : Step(272): len = 229574, overlap = 142.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00531484
PHY-3002 : Step(273): len = 229698, overlap = 142
PHY-3002 : Step(274): len = 230606, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.221740s wall, 0.156001s user + 0.124801s system = 0.280802s CPU (126.6%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.055250s wall, 1.076407s user + 0.000000s system = 1.076407s CPU (102.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.737783s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349863
PHY-3002 : Step(275): len = 229912, overlap = 97.5
PHY-3002 : Step(276): len = 225708, overlap = 106.5
PHY-3002 : Step(277): len = 220627, overlap = 124
PHY-3002 : Step(278): len = 217937, overlap = 127.25
PHY-3002 : Step(279): len = 215532, overlap = 129.75
PHY-3002 : Step(280): len = 214380, overlap = 134
PHY-3002 : Step(281): len = 213552, overlap = 135.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000693334
PHY-3002 : Step(282): len = 217099, overlap = 128
PHY-3002 : Step(283): len = 217716, overlap = 128.5
PHY-3002 : Step(284): len = 218632, overlap = 127.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119363
PHY-3002 : Step(285): len = 220426, overlap = 125
PHY-3002 : Step(286): len = 221398, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.124205s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (100.5%)

PHY-3001 : Legalized: Len = 249095, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 39, deltaY = 43.
PHY-3001 : Final: Len = 250887, Over = 0
RUN-1003 : finish command "place" in  21.333433s wall, 30.232994s user + 1.357209s system = 31.590203s CPU (148.1%)

RUN-1004 : used memory is 449 MB, reserved memory is 422 MB, peak memory is 545 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2261
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2373 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2302
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.080854s wall, 3.088820s user + 0.000000s system = 3.088820s CPU (100.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313896, over cnt = 1742(21%), over = 3457, worst = 11
PHY-1002 : len = 322184, over cnt = 1460(18%), over = 2395, worst = 5
PHY-1002 : len = 330240, over cnt = 1402(17%), over = 1970, worst = 5
PHY-1002 : len = 354256, over cnt = 1013(12%), over = 1106, worst = 3
PHY-1002 : len = 371800, over cnt = 798(9%), over = 823, worst = 2
PHY-1002 : len = 387360, over cnt = 681(8%), over = 694, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 109 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.239419s wall, 5.226033s user + 0.015600s system = 5.241634s CPU (100.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.168675s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (92.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62456, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.743647s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (98.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.062098s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (100.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.012820s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (121.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 678928, over cnt = 1972(1%), over = 2037, worst = 3
PHY-1001 : End Routed; 24.353663s wall, 29.468589s user + 0.156001s system = 29.624590s CPU (121.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 618888, over cnt = 1134(0%), over = 1144, worst = 2
PHY-1001 : End DR Iter 1; 18.771294s wall, 18.626519s user + 0.000000s system = 18.626519s CPU (99.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606768, over cnt = 486(0%), over = 486, worst = 1
PHY-1001 : End DR Iter 2; 5.042844s wall, 5.148033s user + 0.015600s system = 5.163633s CPU (102.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 609760, over cnt = 179(0%), over = 179, worst = 1
PHY-1001 : End DR Iter 3; 1.435517s wall, 1.497610s user + 0.015600s system = 1.513210s CPU (105.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 613592, over cnt = 84(0%), over = 84, worst = 1
PHY-1001 : End DR Iter 4; 1.101607s wall, 1.123207s user + 0.015600s system = 1.138807s CPU (103.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 616704, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End DR Iter 5; 1.043036s wall, 1.014007s user + 0.015600s system = 1.029607s CPU (98.7%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 618888, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.975600s wall, 1.965613s user + 0.015600s system = 1.981213s CPU (100.3%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 619752, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.921797s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (101.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.826674s wall, 1.778411s user + 0.000000s system = 1.778411s CPU (97.4%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.617227s wall, 1.622410s user + 0.015600s system = 1.638011s CPU (101.3%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.619173s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (101.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.519931s wall, 1.544410s user + 0.000000s system = 1.544410s CPU (101.6%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.598845s wall, 1.575610s user + 0.015600s system = 1.591210s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.595893s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (99.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.600187s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (100.4%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.699371s wall, 1.762811s user + 0.062400s system = 1.825212s CPU (107.4%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 620072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.854688s wall, 1.060807s user + 0.093601s system = 1.154407s CPU (135.1%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 620080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.271663s wall, 1.279208s user + 0.031200s system = 1.310408s CPU (103.0%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 620152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620152
PHY-1001 : End DC Iter 3; 0.091306s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (102.5%)

PHY-1001 : 3 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.150111s wall, 84.677343s user + 0.561604s system = 85.238946s CPU (107.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.606083s wall, 93.148197s user + 0.577204s system = 93.725401s CPU (107.0%)

RUN-1004 : used memory is 529 MB, reserved memory is 503 MB, peak memory is 562 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4146   out of   4480   92.54%
#reg                 2800   out of   4480   62.50%
#le                  4146
  #lut only          1346   out of   4146   32.47%
  #reg only             0   out of   4146    0.00%
  #lut&reg           2800   out of   4146   67.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.617498s wall, 2.511616s user + 0.124801s system = 2.636417s CPU (100.7%)

RUN-1004 : used memory is 529 MB, reserved memory is 503 MB, peak memory is 562 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2189, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.814277s wall, 3.868825s user + 0.078001s system = 3.946825s CPU (103.5%)

RUN-1004 : used memory is 581 MB, reserved memory is 555 MB, peak memory is 581 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2191
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 57326
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 161492 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  10.950175s wall, 20.810533s user + 0.218401s system = 21.028935s CPU (192.0%)

RUN-1004 : used memory is 604 MB, reserved memory is 579 MB, peak memory is 613 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.647803s wall, 2.823618s user + 0.062400s system = 2.886019s CPU (109.0%)

RUN-1004 : used memory is 409 MB, reserved memory is 404 MB, peak memory is 613 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 4 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.107978s wall, 1.060807s user + 0.046800s system = 1.107607s CPU (100.0%)

RUN-1004 : used memory is 415 MB, reserved memory is 409 MB, peak memory is 613 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.199341s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (102.8%)

RUN-1004 : used memory is 483 MB, reserved memory is 465 MB, peak memory is 613 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.180077s wall, 13.509687s user + 0.171601s system = 13.681288s CPU (103.8%)

RUN-1004 : used memory is 529 MB, reserved memory is 504 MB, peak memory is 613 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 5 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.316794s wall, 2.652017s user + 0.280802s system = 2.932819s CPU (126.6%)

RUN-1004 : used memory is 530 MB, reserved memory is 504 MB, peak memory is 613 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.242548s wall, 3.650423s user + 0.093601s system = 3.744024s CPU (115.5%)

RUN-1004 : used memory is 530 MB, reserved memory is 504 MB, peak memory is 613 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2233 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.560105s wall, 2.683217s user + 0.062400s system = 2.745618s CPU (107.2%)

RUN-1004 : used memory is 534 MB, reserved memory is 509 MB, peak memory is 613 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.099363s wall, 6.583242s user + 0.202801s system = 6.786043s CPU (111.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 509 MB, peak memory is 613 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.158610s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (102.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957250
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(287): len = 574261, overlap = 191.25
PHY-3002 : Step(288): len = 403538, overlap = 255.5
PHY-3002 : Step(289): len = 315376, overlap = 285.5
PHY-3002 : Step(290): len = 254993, overlap = 309.75
PHY-3002 : Step(291): len = 209327, overlap = 324.5
PHY-3002 : Step(292): len = 170572, overlap = 344.75
PHY-3002 : Step(293): len = 138923, overlap = 361.25
PHY-3002 : Step(294): len = 118784, overlap = 379
PHY-3002 : Step(295): len = 97067.7, overlap = 389.75
PHY-3002 : Step(296): len = 89012.6, overlap = 392.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80466e-07
PHY-3002 : Step(297): len = 87049.4, overlap = 393
PHY-3002 : Step(298): len = 86905.7, overlap = 390.75
PHY-3002 : Step(299): len = 94161.8, overlap = 373.75
PHY-3002 : Step(300): len = 93002.9, overlap = 369.75
PHY-3002 : Step(301): len = 95346, overlap = 353.5
PHY-3002 : Step(302): len = 94140, overlap = 352
PHY-3002 : Step(303): len = 95462.6, overlap = 350.5
PHY-3002 : Step(304): len = 96524.5, overlap = 346.75
PHY-3002 : Step(305): len = 95605.7, overlap = 343.25
PHY-3002 : Step(306): len = 96425.8, overlap = 342.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76093e-06
PHY-3002 : Step(307): len = 97216.7, overlap = 342.75
PHY-3002 : Step(308): len = 100607, overlap = 339
PHY-3002 : Step(309): len = 102961, overlap = 337.25
PHY-3002 : Step(310): len = 107479, overlap = 335
PHY-3002 : Step(311): len = 111106, overlap = 315.25
PHY-3002 : Step(312): len = 112406, overlap = 297
PHY-3002 : Step(313): len = 114449, overlap = 289
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52186e-06
PHY-3002 : Step(314): len = 114593, overlap = 285
PHY-3002 : Step(315): len = 117085, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34372e-06
PHY-3002 : Step(316): len = 119023, overlap = 271
PHY-3002 : Step(317): len = 134255, overlap = 249.25
PHY-3002 : Step(318): len = 135544, overlap = 235.5
PHY-3002 : Step(319): len = 134647, overlap = 229.25
PHY-3002 : Step(320): len = 135923, overlap = 213.75
PHY-3002 : Step(321): len = 137006, overlap = 208.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26874e-05
PHY-3002 : Step(322): len = 137728, overlap = 206
PHY-3002 : Step(323): len = 145593, overlap = 194
PHY-3002 : Step(324): len = 152025, overlap = 180
PHY-3002 : Step(325): len = 150167, overlap = 176.5
PHY-3002 : Step(326): len = 149955, overlap = 172.5
PHY-3002 : Step(327): len = 150411, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53749e-05
PHY-3002 : Step(328): len = 150693, overlap = 165.5
PHY-3002 : Step(329): len = 152459, overlap = 162.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004668s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.206596s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.700306s wall, 0.702005s user + 0.000000s system = 0.702005s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7052e-06
PHY-3002 : Step(330): len = 155191, overlap = 159
PHY-3002 : Step(331): len = 156354, overlap = 169.5
PHY-3002 : Step(332): len = 155429, overlap = 175
PHY-3002 : Step(333): len = 153182, overlap = 182
PHY-3002 : Step(334): len = 150241, overlap = 188
PHY-3002 : Step(335): len = 147396, overlap = 192.75
PHY-3002 : Step(336): len = 144193, overlap = 197.75
PHY-3002 : Step(337): len = 141423, overlap = 201.25
PHY-3002 : Step(338): len = 138852, overlap = 206.75
PHY-3002 : Step(339): len = 136752, overlap = 212.75
PHY-3002 : Step(340): len = 135288, overlap = 218.5
PHY-3002 : Step(341): len = 134806, overlap = 219.75
PHY-3002 : Step(342): len = 134186, overlap = 226.75
PHY-3002 : Step(343): len = 134071, overlap = 229.75
PHY-3002 : Step(344): len = 134612, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4104e-06
PHY-3002 : Step(345): len = 135857, overlap = 224.25
PHY-3002 : Step(346): len = 139610, overlap = 215.5
PHY-3002 : Step(347): len = 141341, overlap = 206
PHY-3002 : Step(348): len = 142516, overlap = 201.25
PHY-3002 : Step(349): len = 145352, overlap = 196.75
PHY-3002 : Step(350): len = 146544, overlap = 193.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88208e-05
PHY-3002 : Step(351): len = 148261, overlap = 188.25
PHY-3002 : Step(352): len = 157293, overlap = 177.25
PHY-3002 : Step(353): len = 158779, overlap = 170.5
PHY-3002 : Step(354): len = 158800, overlap = 162.5
PHY-3002 : Step(355): len = 159770, overlap = 157.5
PHY-3002 : Step(356): len = 160169, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76416e-05
PHY-3002 : Step(357): len = 163065, overlap = 152
PHY-3002 : Step(358): len = 172576, overlap = 142.25
PHY-3002 : Step(359): len = 172388, overlap = 139.5
PHY-3002 : Step(360): len = 171567, overlap = 137
PHY-3002 : Step(361): len = 171727, overlap = 137.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.52832e-05
PHY-3002 : Step(362): len = 176889, overlap = 129.5
PHY-3002 : Step(363): len = 182875, overlap = 127.5
PHY-3002 : Step(364): len = 183518, overlap = 126.25
PHY-3002 : Step(365): len = 184262, overlap = 118
PHY-3002 : Step(366): len = 184618, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.177761s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (99.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.723050s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08823e-05
PHY-3002 : Step(367): len = 191597, overlap = 207
PHY-3002 : Step(368): len = 194716, overlap = 190.5
PHY-3002 : Step(369): len = 193129, overlap = 190
PHY-3002 : Step(370): len = 189211, overlap = 183.25
PHY-3002 : Step(371): len = 183299, overlap = 195.75
PHY-3002 : Step(372): len = 177232, overlap = 205
PHY-3002 : Step(373): len = 173140, overlap = 210
PHY-3002 : Step(374): len = 170472, overlap = 210
PHY-3002 : Step(375): len = 167953, overlap = 219
PHY-3002 : Step(376): len = 165419, overlap = 221.5
PHY-3002 : Step(377): len = 163115, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101765
PHY-3002 : Step(378): len = 170856, overlap = 207
PHY-3002 : Step(379): len = 177256, overlap = 194.75
PHY-3002 : Step(380): len = 178540, overlap = 189.5
PHY-3002 : Step(381): len = 178048, overlap = 193.75
PHY-3002 : Step(382): len = 178073, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203529
PHY-3002 : Step(383): len = 185430, overlap = 184.25
PHY-3002 : Step(384): len = 190237, overlap = 177.5
PHY-3002 : Step(385): len = 193092, overlap = 164.5
PHY-3002 : Step(386): len = 193342, overlap = 164.5
PHY-3002 : Step(387): len = 193445, overlap = 167.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407058
PHY-3002 : Step(388): len = 199255, overlap = 159.5
PHY-3002 : Step(389): len = 201343, overlap = 157.75
PHY-3002 : Step(390): len = 206651, overlap = 154.5
PHY-3002 : Step(391): len = 207657, overlap = 150.25
PHY-3002 : Step(392): len = 207438, overlap = 150
PHY-3002 : Step(393): len = 207445, overlap = 152.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000729462
PHY-3002 : Step(394): len = 211238, overlap = 146.25
PHY-3002 : Step(395): len = 212528, overlap = 148.25
PHY-3002 : Step(396): len = 214346, overlap = 147.5
PHY-3002 : Step(397): len = 215685, overlap = 147.5
PHY-3002 : Step(398): len = 216093, overlap = 146.25
PHY-3002 : Step(399): len = 216264, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138679
PHY-3002 : Step(400): len = 218601, overlap = 148.25
PHY-3002 : Step(401): len = 219390, overlap = 146.5
PHY-3002 : Step(402): len = 220778, overlap = 152.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00217976
PHY-3002 : Step(403): len = 221543, overlap = 152.25
PHY-3002 : Step(404): len = 222875, overlap = 150.75
PHY-3002 : Step(405): len = 223469, overlap = 148
PHY-3002 : Step(406): len = 224168, overlap = 146.25
PHY-3002 : Step(407): len = 224795, overlap = 146
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0031402
PHY-3002 : Step(408): len = 225370, overlap = 145.5
PHY-3002 : Step(409): len = 226349, overlap = 144.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361916
PHY-3002 : Step(410): len = 226545, overlap = 144.25
PHY-3002 : Step(411): len = 227640, overlap = 141.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00397233
PHY-3002 : Step(412): len = 227744, overlap = 142
PHY-3002 : Step(413): len = 228889, overlap = 141.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00460968
PHY-3002 : Step(414): len = 228952, overlap = 142
PHY-3002 : Step(415): len = 229574, overlap = 142.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00531484
PHY-3002 : Step(416): len = 229698, overlap = 142
PHY-3002 : Step(417): len = 230606, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.242706s wall, 0.124801s user + 0.171601s system = 0.296402s CPU (122.1%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.166528s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (101.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758631s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (96.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349863
PHY-3002 : Step(418): len = 229912, overlap = 97.5
PHY-3002 : Step(419): len = 225708, overlap = 106.5
PHY-3002 : Step(420): len = 220627, overlap = 124
PHY-3002 : Step(421): len = 217937, overlap = 127.25
PHY-3002 : Step(422): len = 215532, overlap = 129.75
PHY-3002 : Step(423): len = 214380, overlap = 134
PHY-3002 : Step(424): len = 213552, overlap = 135.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000693334
PHY-3002 : Step(425): len = 217099, overlap = 128
PHY-3002 : Step(426): len = 217716, overlap = 128.5
PHY-3002 : Step(427): len = 218632, overlap = 127.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119363
PHY-3002 : Step(428): len = 220426, overlap = 125
PHY-3002 : Step(429): len = 221398, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.128723s wall, 0.140401s user + 0.000000s system = 0.140401s CPU (109.1%)

PHY-3001 : Legalized: Len = 249095, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 39, deltaY = 43.
PHY-3001 : Final: Len = 250887, Over = 0
RUN-1003 : finish command "place" in  22.042086s wall, 30.498196s user + 1.466409s system = 31.964605s CPU (145.0%)

RUN-1004 : used memory is 536 MB, reserved memory is 511 MB, peak memory is 613 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2261
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2373 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2302
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.019313s wall, 3.026419s user + 0.015600s system = 3.042019s CPU (100.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313896, over cnt = 1742(21%), over = 3457, worst = 11
PHY-1002 : len = 322184, over cnt = 1460(18%), over = 2395, worst = 5
PHY-1002 : len = 330240, over cnt = 1402(17%), over = 1970, worst = 5
PHY-1002 : len = 354256, over cnt = 1013(12%), over = 1106, worst = 3
PHY-1002 : len = 371800, over cnt = 798(9%), over = 823, worst = 2
PHY-1002 : len = 387360, over cnt = 681(8%), over = 694, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 109 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.592113s wall, 5.491235s user + 0.078001s system = 5.569236s CPU (99.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.168549s wall, 0.156001s user + 0.000000s system = 0.156001s CPU (92.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62456, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.758883s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.064137s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (97.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.013037s wall, 0.031200s user + 0.000000s system = 0.031200s CPU (239.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 678928, over cnt = 1972(1%), over = 2037, worst = 3
PHY-1001 : End Routed; 24.840989s wall, 30.045793s user + 0.171601s system = 30.217394s CPU (121.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 618888, over cnt = 1134(0%), over = 1144, worst = 2
PHY-1001 : End DR Iter 1; 18.923323s wall, 19.297324s user + 0.187201s system = 19.484525s CPU (103.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606768, over cnt = 486(0%), over = 486, worst = 1
PHY-1001 : End DR Iter 2; 4.948173s wall, 4.945232s user + 0.000000s system = 4.945232s CPU (99.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 609760, over cnt = 179(0%), over = 179, worst = 1
PHY-1001 : End DR Iter 3; 1.406010s wall, 1.404009s user + 0.000000s system = 1.404009s CPU (99.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 613592, over cnt = 84(0%), over = 84, worst = 1
PHY-1001 : End DR Iter 4; 1.076845s wall, 1.092007s user + 0.000000s system = 1.092007s CPU (101.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 616704, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End DR Iter 5; 1.057369s wall, 1.060807s user + 0.000000s system = 1.060807s CPU (100.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 618888, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.985250s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (99.0%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 619752, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.928056s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (99.5%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.722452s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (98.7%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.611224s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (97.8%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.618098s wall, 1.638011s user + 0.015600s system = 1.653611s CPU (102.2%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.509981s wall, 1.497610s user + 0.000000s system = 1.497610s CPU (99.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.618434s wall, 1.622410s user + 0.000000s system = 1.622410s CPU (100.2%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.626768s wall, 1.606810s user + 0.015600s system = 1.622410s CPU (99.7%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.663818s wall, 1.887612s user + 0.046800s system = 1.934412s CPU (116.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.644768s wall, 1.794012s user + 0.031200s system = 1.825212s CPU (111.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 620072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.799014s wall, 0.842405s user + 0.015600s system = 0.858005s CPU (107.4%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 620080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.280207s wall, 1.294808s user + 0.015600s system = 1.310408s CPU (102.4%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 620152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620152
PHY-1001 : End DC Iter 3; 0.089943s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (104.1%)

PHY-1001 : 3 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  79.486827s wall, 85.394947s user + 0.577204s system = 85.972151s CPU (108.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  88.233444s wall, 94.037403s user + 0.670804s system = 94.708207s CPU (107.3%)

RUN-1004 : used memory is 594 MB, reserved memory is 568 MB, peak memory is 628 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4146   out of   4480   92.54%
#reg                 2800   out of   4480   62.50%
#le                  4146
  #lut only          1346   out of   4146   32.47%
  #reg only             0   out of   4146    0.00%
  #lut&reg           2800   out of   4146   67.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.591120s wall, 2.496016s user + 0.109201s system = 2.605217s CPU (100.5%)

RUN-1004 : used memory is 594 MB, reserved memory is 568 MB, peak memory is 628 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2189, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.738792s wall, 3.697224s user + 0.046800s system = 3.744024s CPU (100.1%)

RUN-1004 : used memory is 644 MB, reserved memory is 618 MB, peak memory is 644 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2191
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 57326
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 161492 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  11.158883s wall, 21.247336s user + 0.109201s system = 21.356537s CPU (191.4%)

RUN-1004 : used memory is 668 MB, reserved memory is 643 MB, peak memory is 677 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.833554s wall, 2.823618s user + 0.062400s system = 2.886019s CPU (101.9%)

RUN-1004 : used memory is 443 MB, reserved memory is 443 MB, peak memory is 677 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 6 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.161376s wall, 1.107607s user + 0.046800s system = 1.154407s CPU (99.4%)

RUN-1004 : used memory is 446 MB, reserved memory is 446 MB, peak memory is 677 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.200713s wall, 1.201208s user + 0.000000s system = 1.201208s CPU (100.0%)

RUN-1004 : used memory is 493 MB, reserved memory is 492 MB, peak memory is 677 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.48 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  13.268995s wall, 13.244485s user + 0.062400s system = 13.306885s CPU (100.3%)

RUN-1004 : used memory is 546 MB, reserved memory is 539 MB, peak memory is 677 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 7 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.285532s wall, 2.230814s user + 0.046800s system = 2.277615s CPU (99.7%)

RUN-1004 : used memory is 547 MB, reserved memory is 540 MB, peak memory is 677 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.245383s wall, 3.244821s user + 0.015600s system = 3.260421s CPU (100.5%)

RUN-1004 : used memory is 547 MB, reserved memory is 540 MB, peak memory is 677 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2233 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  2.611440s wall, 2.605217s user + 0.046800s system = 2.652017s CPU (101.6%)

RUN-1004 : used memory is 551 MB, reserved memory is 544 MB, peak memory is 677 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.159716s wall, 6.130839s user + 0.109201s system = 6.240040s CPU (101.3%)

RUN-1004 : used memory is 551 MB, reserved memory is 544 MB, peak memory is 677 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.149173s wall, 1.123207s user + 0.000000s system = 1.123207s CPU (97.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957250
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(430): len = 574261, overlap = 191.25
PHY-3002 : Step(431): len = 403538, overlap = 255.5
PHY-3002 : Step(432): len = 315376, overlap = 285.5
PHY-3002 : Step(433): len = 254993, overlap = 309.75
PHY-3002 : Step(434): len = 209327, overlap = 324.5
PHY-3002 : Step(435): len = 170572, overlap = 344.75
PHY-3002 : Step(436): len = 138923, overlap = 361.25
PHY-3002 : Step(437): len = 118784, overlap = 379
PHY-3002 : Step(438): len = 97067.7, overlap = 389.75
PHY-3002 : Step(439): len = 89012.6, overlap = 392.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80466e-07
PHY-3002 : Step(440): len = 87049.4, overlap = 393
PHY-3002 : Step(441): len = 86905.7, overlap = 390.75
PHY-3002 : Step(442): len = 94161.8, overlap = 373.75
PHY-3002 : Step(443): len = 93002.9, overlap = 369.75
PHY-3002 : Step(444): len = 95346, overlap = 353.5
PHY-3002 : Step(445): len = 94140, overlap = 352
PHY-3002 : Step(446): len = 95462.6, overlap = 350.5
PHY-3002 : Step(447): len = 96524.5, overlap = 346.75
PHY-3002 : Step(448): len = 95605.7, overlap = 343.25
PHY-3002 : Step(449): len = 96425.8, overlap = 342.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76093e-06
PHY-3002 : Step(450): len = 97216.7, overlap = 342.75
PHY-3002 : Step(451): len = 100607, overlap = 339
PHY-3002 : Step(452): len = 102961, overlap = 337.25
PHY-3002 : Step(453): len = 107479, overlap = 335
PHY-3002 : Step(454): len = 111106, overlap = 315.25
PHY-3002 : Step(455): len = 112406, overlap = 297
PHY-3002 : Step(456): len = 114449, overlap = 289
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52186e-06
PHY-3002 : Step(457): len = 114593, overlap = 285
PHY-3002 : Step(458): len = 117085, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34372e-06
PHY-3002 : Step(459): len = 119023, overlap = 271
PHY-3002 : Step(460): len = 134255, overlap = 249.25
PHY-3002 : Step(461): len = 135544, overlap = 235.5
PHY-3002 : Step(462): len = 134647, overlap = 229.25
PHY-3002 : Step(463): len = 135923, overlap = 213.75
PHY-3002 : Step(464): len = 137006, overlap = 208.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26874e-05
PHY-3002 : Step(465): len = 137728, overlap = 206
PHY-3002 : Step(466): len = 145593, overlap = 194
PHY-3002 : Step(467): len = 152025, overlap = 180
PHY-3002 : Step(468): len = 150167, overlap = 176.5
PHY-3002 : Step(469): len = 149955, overlap = 172.5
PHY-3002 : Step(470): len = 150411, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53749e-05
PHY-3002 : Step(471): len = 150693, overlap = 165.5
PHY-3002 : Step(472): len = 152459, overlap = 162.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004411s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.255420s wall, 1.185608s user + 0.015600s system = 1.201208s CPU (95.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.720071s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7052e-06
PHY-3002 : Step(473): len = 155191, overlap = 159
PHY-3002 : Step(474): len = 156354, overlap = 169.5
PHY-3002 : Step(475): len = 155429, overlap = 175
PHY-3002 : Step(476): len = 153182, overlap = 182
PHY-3002 : Step(477): len = 150241, overlap = 188
PHY-3002 : Step(478): len = 147396, overlap = 192.75
PHY-3002 : Step(479): len = 144193, overlap = 197.75
PHY-3002 : Step(480): len = 141423, overlap = 201.25
PHY-3002 : Step(481): len = 138852, overlap = 206.75
PHY-3002 : Step(482): len = 136752, overlap = 212.75
PHY-3002 : Step(483): len = 135288, overlap = 218.5
PHY-3002 : Step(484): len = 134806, overlap = 219.75
PHY-3002 : Step(485): len = 134186, overlap = 226.75
PHY-3002 : Step(486): len = 134071, overlap = 229.75
PHY-3002 : Step(487): len = 134612, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4104e-06
PHY-3002 : Step(488): len = 135857, overlap = 224.25
PHY-3002 : Step(489): len = 139610, overlap = 215.5
PHY-3002 : Step(490): len = 141341, overlap = 206
PHY-3002 : Step(491): len = 142516, overlap = 201.25
PHY-3002 : Step(492): len = 145352, overlap = 196.75
PHY-3002 : Step(493): len = 146544, overlap = 193.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88208e-05
PHY-3002 : Step(494): len = 148261, overlap = 188.25
PHY-3002 : Step(495): len = 157293, overlap = 177.25
PHY-3002 : Step(496): len = 158779, overlap = 170.5
PHY-3002 : Step(497): len = 158800, overlap = 162.5
PHY-3002 : Step(498): len = 159770, overlap = 157.5
PHY-3002 : Step(499): len = 160169, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76416e-05
PHY-3002 : Step(500): len = 163065, overlap = 152
PHY-3002 : Step(501): len = 172576, overlap = 142.25
PHY-3002 : Step(502): len = 172388, overlap = 139.5
PHY-3002 : Step(503): len = 171567, overlap = 137
PHY-3002 : Step(504): len = 171727, overlap = 137.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.52832e-05
PHY-3002 : Step(505): len = 176889, overlap = 129.5
PHY-3002 : Step(506): len = 182875, overlap = 127.5
PHY-3002 : Step(507): len = 183518, overlap = 126.25
PHY-3002 : Step(508): len = 184262, overlap = 118
PHY-3002 : Step(509): len = 184618, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.168456s wall, 1.170008s user + 0.000000s system = 1.170008s CPU (100.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.701986s wall, 0.717605s user + 0.000000s system = 0.717605s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08823e-05
PHY-3002 : Step(510): len = 191597, overlap = 207
PHY-3002 : Step(511): len = 194716, overlap = 190.5
PHY-3002 : Step(512): len = 193129, overlap = 190
PHY-3002 : Step(513): len = 189211, overlap = 183.25
PHY-3002 : Step(514): len = 183299, overlap = 195.75
PHY-3002 : Step(515): len = 177232, overlap = 205
PHY-3002 : Step(516): len = 173140, overlap = 210
PHY-3002 : Step(517): len = 170472, overlap = 210
PHY-3002 : Step(518): len = 167953, overlap = 219
PHY-3002 : Step(519): len = 165419, overlap = 221.5
PHY-3002 : Step(520): len = 163115, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101765
PHY-3002 : Step(521): len = 170856, overlap = 207
PHY-3002 : Step(522): len = 177256, overlap = 194.75
PHY-3002 : Step(523): len = 178540, overlap = 189.5
PHY-3002 : Step(524): len = 178048, overlap = 193.75
PHY-3002 : Step(525): len = 178073, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203529
PHY-3002 : Step(526): len = 185430, overlap = 184.25
PHY-3002 : Step(527): len = 190237, overlap = 177.5
PHY-3002 : Step(528): len = 193092, overlap = 164.5
PHY-3002 : Step(529): len = 193342, overlap = 164.5
PHY-3002 : Step(530): len = 193445, overlap = 167.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407058
PHY-3002 : Step(531): len = 199255, overlap = 159.5
PHY-3002 : Step(532): len = 201343, overlap = 157.75
PHY-3002 : Step(533): len = 206651, overlap = 154.5
PHY-3002 : Step(534): len = 207657, overlap = 150.25
PHY-3002 : Step(535): len = 207438, overlap = 150
PHY-3002 : Step(536): len = 207445, overlap = 152.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000729462
PHY-3002 : Step(537): len = 211238, overlap = 146.25
PHY-3002 : Step(538): len = 212528, overlap = 148.25
PHY-3002 : Step(539): len = 214346, overlap = 147.5
PHY-3002 : Step(540): len = 215685, overlap = 147.5
PHY-3002 : Step(541): len = 216093, overlap = 146.25
PHY-3002 : Step(542): len = 216264, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138679
PHY-3002 : Step(543): len = 218601, overlap = 148.25
PHY-3002 : Step(544): len = 219390, overlap = 146.5
PHY-3002 : Step(545): len = 220778, overlap = 152.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00217976
PHY-3002 : Step(546): len = 221543, overlap = 152.25
PHY-3002 : Step(547): len = 222875, overlap = 150.75
PHY-3002 : Step(548): len = 223469, overlap = 148
PHY-3002 : Step(549): len = 224168, overlap = 146.25
PHY-3002 : Step(550): len = 224795, overlap = 146
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0031402
PHY-3002 : Step(551): len = 225370, overlap = 145.5
PHY-3002 : Step(552): len = 226349, overlap = 144.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361916
PHY-3002 : Step(553): len = 226545, overlap = 144.25
PHY-3002 : Step(554): len = 227640, overlap = 141.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00397233
PHY-3002 : Step(555): len = 227744, overlap = 142
PHY-3002 : Step(556): len = 228889, overlap = 141.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00460968
PHY-3002 : Step(557): len = 228952, overlap = 142
PHY-3002 : Step(558): len = 229574, overlap = 142.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00531484
PHY-3002 : Step(559): len = 229698, overlap = 142
PHY-3002 : Step(560): len = 230606, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.272632s wall, 0.140401s user + 0.156001s system = 0.296402s CPU (108.7%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.274522s wall, 1.232408s user + 0.015600s system = 1.248008s CPU (97.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.750965s wall, 0.686404s user + 0.000000s system = 0.686404s CPU (91.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349863
PHY-3002 : Step(561): len = 229912, overlap = 97.5
PHY-3002 : Step(562): len = 225708, overlap = 106.5
PHY-3002 : Step(563): len = 220627, overlap = 124
PHY-3002 : Step(564): len = 217937, overlap = 127.25
PHY-3002 : Step(565): len = 215532, overlap = 129.75
PHY-3002 : Step(566): len = 214380, overlap = 134
PHY-3002 : Step(567): len = 213552, overlap = 135.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000693334
PHY-3002 : Step(568): len = 217099, overlap = 128
PHY-3002 : Step(569): len = 217716, overlap = 128.5
PHY-3002 : Step(570): len = 218632, overlap = 127.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119363
PHY-3002 : Step(571): len = 220426, overlap = 125
PHY-3002 : Step(572): len = 221398, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.129999s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (96.0%)

PHY-3001 : Legalized: Len = 249095, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 39, deltaY = 43.
PHY-3001 : Final: Len = 250887, Over = 0
RUN-1003 : finish command "place" in  22.321441s wall, 30.186194s user + 1.497610s system = 31.683803s CPU (141.9%)

RUN-1004 : used memory is 560 MB, reserved memory is 547 MB, peak memory is 677 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2261
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2373 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2302
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.251081s wall, 3.213621s user + 0.000000s system = 3.213621s CPU (98.8%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313896, over cnt = 1742(21%), over = 3457, worst = 11
PHY-1002 : len = 322184, over cnt = 1460(18%), over = 2395, worst = 5
PHY-1002 : len = 330240, over cnt = 1402(17%), over = 1970, worst = 5
PHY-1002 : len = 354256, over cnt = 1013(12%), over = 1106, worst = 3
PHY-1002 : len = 371800, over cnt = 798(9%), over = 823, worst = 2
PHY-1002 : len = 387360, over cnt = 681(8%), over = 694, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 109 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  5.520996s wall, 5.491235s user + 0.015600s system = 5.506835s CPU (99.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.172493s wall, 0.171601s user + 0.000000s system = 0.171601s CPU (99.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62456, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.756295s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.062533s wall, 0.062400s user + 0.000000s system = 0.062400s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.012310s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (126.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 678928, over cnt = 1972(1%), over = 2037, worst = 3
PHY-1001 : End Routed; 24.577064s wall, 29.546589s user + 0.218401s system = 29.764991s CPU (121.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 618888, over cnt = 1134(0%), over = 1144, worst = 2
PHY-1001 : End DR Iter 1; 18.730310s wall, 18.673320s user + 0.015600s system = 18.688920s CPU (99.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606768, over cnt = 486(0%), over = 486, worst = 1
PHY-1001 : End DR Iter 2; 5.035458s wall, 5.007632s user + 0.046800s system = 5.054432s CPU (100.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 609760, over cnt = 179(0%), over = 179, worst = 1
PHY-1001 : End DR Iter 3; 1.448275s wall, 1.450809s user + 0.000000s system = 1.450809s CPU (100.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 613592, over cnt = 84(0%), over = 84, worst = 1
PHY-1001 : End DR Iter 4; 1.092092s wall, 1.107607s user + 0.000000s system = 1.107607s CPU (101.4%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 616704, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End DR Iter 5; 1.036996s wall, 1.029607s user + 0.000000s system = 1.029607s CPU (99.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 618888, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 1.977619s wall, 1.965613s user + 0.000000s system = 1.965613s CPU (99.4%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 619752, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.919855s wall, 1.950012s user + 0.000000s system = 1.950012s CPU (101.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.699236s wall, 1.700411s user + 0.000000s system = 1.700411s CPU (100.1%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.572218s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (101.2%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.575632s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (100.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.486659s wall, 1.482009s user + 0.000000s system = 1.482009s CPU (99.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.598508s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (99.5%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.584069s wall, 1.591210s user + 0.000000s system = 1.591210s CPU (100.5%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.585643s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (101.3%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.579262s wall, 1.575610s user + 0.000000s system = 1.575610s CPU (99.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 620072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.768191s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (99.5%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 620080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.245491s wall, 1.248008s user + 0.000000s system = 1.248008s CPU (100.2%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 620152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620152
PHY-1001 : End DC Iter 3; 0.090718s wall, 0.093601s user + 0.000000s system = 0.093601s CPU (103.2%)

PHY-1001 : 3 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  78.690966s wall, 83.585336s user + 0.343202s system = 83.928538s CPU (106.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  87.599159s wall, 92.446193s user + 0.374402s system = 92.820595s CPU (106.0%)

RUN-1004 : used memory is 634 MB, reserved memory is 619 MB, peak memory is 677 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4146   out of   4480   92.54%
#reg                 2800   out of   4480   62.50%
#le                  4146
  #lut only          1346   out of   4146   32.47%
  #reg only             0   out of   4146    0.00%
  #lut&reg           2800   out of   4146   67.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.614722s wall, 2.574016s user + 0.046800s system = 2.620817s CPU (100.2%)

RUN-1004 : used memory is 634 MB, reserved memory is 619 MB, peak memory is 677 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2189, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.727273s wall, 3.697224s user + 0.015600s system = 3.712824s CPU (99.6%)

RUN-1004 : used memory is 687 MB, reserved memory is 671 MB, peak memory is 687 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2191
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 57326
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 161492 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  13.336021s wall, 25.724565s user + 0.015600s system = 25.740165s CPU (193.0%)

RUN-1004 : used memory is 708 MB, reserved memory is 691 MB, peak memory is 716 MB
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near ',' in CPLD_SOC_AHB_TOP.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(136)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-8007 ERROR: syntax error near ',' in CPLD_SOC_AHB_TOP.v(47)
HDL-8007 ERROR: ignore module module due to previous errors in CPLD_SOC_AHB_TOP.v(136)
HDL-1007 : Verilog file 'CPLD_SOC_AHB_TOP.v' ignored due to errors
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
HDL-1007 : analyze verilog file CPLD_SOC_AHB_TOP.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : analyze verilog file al_ip/M3WithAHB.v
HDL-1007 : analyze verilog file OnePWM.v
RUN-1002 : start command "elaborate -top CPLD_SOC_AHB_TOP"
HDL-1007 : elaborate module CPLD_SOC_AHB_TOP in CPLD_SOC_AHB_TOP.v(1)
HDL-1007 : elaborate module PLL in al_ip/PLL.v(25)
HDL-1007 : elaborate module EF2_PHY_PLL(FIN="25.000",FBCLK_DIV=40,CLKC0_DIV=5,CLKC1_DIV=20,CLKC2_DIV=40,CLKC3_DIV=125,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",CLKC3_ENABLE="ENABLE",FEEDBK_MODE="NOCOMP",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=4,CLKC1_CPHASE=19,CLKC2_CPHASE=39,CLKC3_CPHASE=124,GMC_GAIN=6,ICP_CURRENT=3,KVCO=6,LPF_RESISTOR=2,SYNC_ENABLE="DISABLE",INTPI=3,HIGH_SPEED_EN="ENABLE",OFFSET_MODE="EXT",CLKC0_DUTY=0.5,CLKC1_DUTY=0.5,CLKC0_DUTY_INT=3,CLKC1_DUTY_INT=10) in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(2693)
HDL-5007 WARNING: port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(62)
HDL-5007 WARNING: port 'sleep_out' remains unconnected for this instance in al_ip/M3WithAHB.v(62)
HDL-1007 : elaborate module M3WithAHB in al_ip/M3WithAHB.v(14)
HDL-1007 : elaborate module EF2_PHY_MCU(GPIO_L0="ENABLE",GPIO_L1="ENABLE",GPIO_L3="ENABLE",GPIO_L4="ENABLE") in C:/Anlogic/TD4.5.12562/arch/ef2_macro.v(780)
HDL-5007 WARNING: input port 'i2s_mst_clk' is not connected on this instance in al_ip/M3WithAHB.v(46)
HDL-1007 : elaborate module OnePWM in OnePWM.v(1)
HDL-1200 : Current top model is CPLD_SOC_AHB_TOP
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc 256.adc"
RUN-1002 : start command "set_pin_assignment clkin  LOCATION = J1;  "
RUN-1002 : start command "set_pin_assignment pwm[0]  LOCATION = D9;   "
RUN-1002 : start command "set_pin_assignment pwm[1]  LOCATION = E8;   "
RUN-1002 : start command "set_pin_assignment pwm[2]  LOCATION = F8;   "
RUN-1002 : start command "set_pin_assignment pwm[3]  LOCATION = F7;   "
RUN-1002 : start command "set_pin_assignment pwm[4]  LOCATION = D14;   "
RUN-1002 : start command "set_pin_assignment pwm[5]  LOCATION = E10;   "
RUN-1002 : start command "set_pin_assignment pwm[6]  LOCATION = B14;   "
RUN-1002 : start command "set_pin_assignment pwm[7]  LOCATION = A14;   "
RUN-1002 : start command "set_pin_assignment pwm[8]  LOCATION = B12;   "
RUN-1002 : start command "set_pin_assignment pwm[9]  LOCATION = B11;   "
RUN-1002 : start command "set_pin_assignment pwm[10]  LOCATION = C9;   "
RUN-1002 : start command "set_pin_assignment pwm[11]  LOCATION = A8;   "
RUN-1002 : start command "set_pin_assignment pwm[12]  LOCATION = C8;   "
RUN-1002 : start command "set_pin_assignment pwm[13]  LOCATION = B6;   "
RUN-1002 : start command "set_pin_assignment pwm[14]  LOCATION = A5;   "
RUN-1002 : start command "set_pin_assignment pwm[15]  LOCATION = A4;   "
USR-6010 WARNING: ADC constraints: pin dir[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin dir[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_in[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[31] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[30] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[29] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[28] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[27] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[26] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[25] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[24] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[23] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[22] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[21] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[20] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[19] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[18] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[17] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[16] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[15] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[14] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[13] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[12] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[11] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[10] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[9] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[8] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin gpio_out[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "M3WithAHB"
SYN-1012 : SanityCheck: Model "PLL"
SYN-1012 : SanityCheck: Model "OnePWM"
SYN-1043 : Mark PLL as IO macro for instance pll_inst
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model M3WithAHB
SYN-1011 : Flatten model PLL
SYN-1011 : Flatten model OnePWM
SYN-1016 : Merged 49 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 8835/823 useful/useless nets, 7971/720 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1021 : Optimized 8 onehot mux instances.
SYN-1020 : Optimized 496 distributor mux.
SYN-1016 : Merged 488 instances.
SYN-1015 : Optimize round 1, 4353 better
SYN-1014 : Optimize round 2
SYN-1032 : 7538/2841 useful/useless nets, 6674/512 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 552 better
SYN-1014 : Optimize round 3
SYN-1032 : 7538/0 useful/useless nets, 6674/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  2.925847s wall, 2.808018s user + 0.031200s system = 2.839218s CPU (97.0%)

RUN-1004 : used memory is 365 MB, reserved memory is 540 MB, peak memory is 716 MB
RUN-1002 : start command "report_area -file Quick_Start_rtl.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Gate Statistics
#Basic gates         4042
  #and                705
  #nand                 0
  #or                 512
  #nor                  0
  #xor                  0
  #xnor                 0
  #buf                  0
  #not                147
  #bufif1               0
  #MX21                 8
  #FADD                 0
  #DFF               2670
  #LATCH                0
#MACRO_ADD             32
#MACRO_EQ              84
#MACRO_MUX           2512

RUN-1001 : 
Report Hierarchy Area:
+---------------------------------------------------+
|Instance |Module           |gates  |seq    |macros |
+---------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |1372   |2670   |116    |
+---------------------------------------------------+

RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 8 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_rtl.db" in  1.695567s wall, 1.170008s user + 0.109201s system = 1.279208s CPU (75.4%)

RUN-1004 : used memory is 392 MB, reserved memory is 542 MB, peak memory is 716 MB
RUN-1002 : start command "set_param gate pack_effort high"
RUN-1002 : start command "optimize_gate -packarea Quick_Start_gate.area"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-2001 : Map 97 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 7700/0 useful/useless nets, 6837/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 10156/0 useful/useless nets, 9293/0 useful/useless insts
SYN-1016 : Merged 2 instances.
SYN-2501 : Optimize round 1, 1258 better
SYN-2501 : Optimize round 2
SYN-1032 : 10154/0 useful/useless nets, 9291/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 32 macro adder
SYN-1032 : 11002/0 useful/useless nets, 10139/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 41352, tnet num: 10993, tinst num: 10114, tnode num: 76783, tedge num: 78196.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 67 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.480467s wall, 1.216808s user + 0.015600s system = 1.232408s CPU (83.2%)

RUN-1004 : used memory is 433 MB, reserved memory is 556 MB, peak memory is 716 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10993 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-2581 : Mapping with K=5, #lut = 3013 (4.11), #lev = 7 (3.92)
SYN-3001 : Logic optimization runtime opt =   0.51 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 6502 instances into 3013 LUTs, name keeping = 49%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 7481/0 useful/useless nets, 6618/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 2654 DFF/LATCH to SEQ ...
SYN-4009 : Pack 16 carry chain into lslice
SYN-4007 : Packing 400 adder to BLE ...
SYN-4008 : Packed 400 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 3013 LUT to BLE ...
SYN-4008 : Packed 3013 LUT and 1296 SEQ to BLE.
SYN-4003 : Packing 1358 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (1358 nodes)...
SYN-4004 : #1: Packed 508 SEQ (64505 nodes)...
SYN-4004 : #2: Packed 1235 SEQ (898516 nodes)...
SYN-4004 : #3: Packed 1358 SEQ (42723 nodes)...
SYN-4004 : #4: Packed 1358 SEQ (0 nodes)...
SYN-4005 : Packed 1358 SEQ with LUT/SLICE
SYN-4006 : 381 single LUT's are left
SYN-4006 : 1358 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 3013/3436 primitive instances ...
RUN-1002 : start command "report_area -file Quick_Start_gate.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 3936   out of   4480   87.86%
#reg                 2654   out of   4480   59.24%
#le                  3936
  #lut only          1282   out of   3936   32.57%
  #reg only             0   out of   3936    0.00%
  #lut&reg           2654   out of   3936   67.43%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of      6    0.00%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 
Report Hierarchy Area:
+------------------------------------------------+
|Instance |Module           |le    |lut   |seq   |
+------------------------------------------------+
|top      |CPLD_SOC_AHB_TOP |3936  |3936  |2654  |
+------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea Quick_Start_gate.area" in  14.011290s wall, 13.634487s user + 0.249602s system = 13.884089s CPU (99.1%)

RUN-1004 : used memory is 493 MB, reserved memory is 610 MB, peak memory is 716 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
RUN-1002 : start command "read_sdc Quick_Start.sdc"
RUN-1002 : start command "get_nets clk100m"
RUN-1002 : start command "create_clock -name clk100m -period 10 -waveform 0 5 "
RUN-1102 : create_clock: clock name: clk100m, type: 0, period: 10000, rise: 0, fall: 5000.
RUN-1104 : Import SDC file Quick_Start.sdc finished, there are 9 nets kept by constraints.
RUN-1002 : start command "export_db Quick_Start_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db Quick_Start_gate.db" in  2.686011s wall, 2.464816s user + 0.031200s system = 2.496016s CPU (92.9%)

RUN-1004 : used memory is 496 MB, reserved memory is 610 MB, peak memory is 716 MB
RUN-1002 : start command "config_chipwatcher test.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 1 trigger nets, 29 data nets.
KIT-1004 : Chipwatcher code = 0010111000001110
GUI-1001 : Import test.cwc success!
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD4.5.12562/cw/ -file ./Quick_Start_watcherInst.v -lib cw"
HDL-1007 : analyze verilog file ./Quick_Start_watcherInst.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\cwc_top.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD4.5.12562/cw\trigger.v
HDL-1007 : elaborate module CW_TOP_WRAPPER in ./Quick_Start_watcherInst.v(1)
HDL-1007 : elaborate module cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0) in C:/Anlogic/TD4.5.12562/cw\cwc_top.v(7)
HDL-1007 : elaborate module cfg_int(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\cfg_int.v(1)
HDL-1007 : elaborate module register(CTRL_REG_LEN=26) in C:/Anlogic/TD4.5.12562/cw\register.v(7)
HDL-1007 : elaborate module tap in C:/Anlogic/TD4.5.12562/cw\tap.v(7)
HDL-1007 : elaborate module trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\trigger.v(7)
HDL-1007 : elaborate module detect_non_bus in C:/Anlogic/TD4.5.12562/cw\detect_non_bus.v(20)
HDL-1007 : elaborate module emb_ctrl(STOP_LEN=682) in C:/Anlogic/TD4.5.12562/cw\emb_ctrl.v(7)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "CPLD_SOC_AHB_TOP"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)"
SYN-1012 : SanityCheck: Model "cfg_int(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=26)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)"
SYN-1012 : SanityCheck: Model "detect_non_bus"
SYN-1012 : SanityCheck: Model "emb_ctrl(STOP_LEN=682)"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
SYN-1011 : Flatten model CW_TOP_WRAPPER
SYN-1011 : Flatten model cwc_top(CTRL_REG_LEN=26,STOP_LEN=682,BUS_NODE_NUM=0,BUS_NUM=0)
SYN-1011 : Flatten model cfg_int(CTRL_REG_LEN=26)
SYN-1011 : Flatten model register(CTRL_REG_LEN=26)
SYN-1011 : Flatten model tap
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model trigger(CTRL_REG_LEN=26,BUS_NODE_NUM=0,BUS_NUM=0,STOP_LEN=682)
SYN-1011 : Flatten model detect_non_bus
SYN-1011 : Flatten model emb_ctrl(STOP_LEN=682)
SYN-1016 : Merged 7 instances.
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 4 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 6120/24 useful/useless nets, 2449/16 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 127 better
SYN-1014 : Optimize round 2
SYN-1032 : 6011/109 useful/useless nets, 2340/3 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 5 better
SYN-1014 : Optimize round 3
SYN-1032 : 6011/0 useful/useless nets, 2340/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  3.494540s wall, 3.369622s user + 0.000000s system = 3.369622s CPU (96.4%)

RUN-1004 : used memory is 496 MB, reserved memory is 610 MB, peak memory is 716 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
SYN-1016 : Merged 30 instances.
SYN-2001 : Map 0 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 6042/0 useful/useless nets, 2372/0 useful/useless insts
SYN-1016 : Merged 3 instances.
SYN-2571 : Optimize after map_dsp, round 1, 3 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 6039/0 useful/useless nets, 2369/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 6095/1 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 1, 6 better
SYN-2501 : Optimize round 2
SYN-1032 : 6095/0 useful/useless nets, 2426/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1032 : 6235/6 useful/useless nets, 2566/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 26567, tnet num: 6236, tinst num: 2561, tnode num: 33797, tedge num: 45262.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 59 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 6236 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-2581 : Mapping with K=5, #lut = 95 (3.68), #lev = 6 (2.80)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 194 instances into 95 LUTs, name keeping = 63%.
SYN-1001 : Packing model "CPLD_SOC_AHB_TOP" ...
SYN-4010 : Pack lib has 35 rtl pack models with 12 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 6130/0 useful/useless nets, 2461/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 4 carry chain into lslice
SYN-4007 : Packing 68 adder to BLE ...
SYN-4008 : Packed 68 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 95 LUT to BLE ...
SYN-4008 : Packed 95 LUT and 55 SEQ to BLE.
SYN-4003 : Packing 91 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (91 nodes)...
SYN-4004 : #1: Packed 29 SEQ (1665 nodes)...
SYN-4004 : #2: Packed 46 SEQ (1902 nodes)...
SYN-4004 : #3: Packed 53 SEQ (1989 nodes)...
SYN-4004 : #4: Packed 58 SEQ (3276 nodes)...
SYN-4004 : #5: Packed 59 SEQ (4150 nodes)...
SYN-4004 : #6: Packed 65 SEQ (10679 nodes)...
SYN-4004 : #7: Packed 82 SEQ (9642 nodes)...
SYN-4004 : #8: Packed 91 SEQ (3851 nodes)...
SYN-4004 : #9: Packed 91 SEQ (0 nodes)...
SYN-4005 : Packed 91 SEQ with LUT/SLICE
SYN-4006 : 0 single LUT's are left
SYN-4006 : 91 single SEQ's are left
SYN-4011 : Packing model "CPLD_SOC_AHB_TOP" (AL_USER_NORMAL) with 95/2233 primitive instances ...
RUN-1003 : finish command "optimize_gate -no_sch" in  3.039983s wall, 2.854818s user + 0.015600s system = 2.870418s CPU (94.4%)

RUN-1004 : used memory is 497 MB, reserved memory is 610 MB, peak memory is 716 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CPLD_SOC_AHB_TOP
KIT-1004 : ChipWatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  6.874719s wall, 6.536442s user + 0.046800s system = 6.583242s CPU (95.8%)

RUN-1004 : used memory is 497 MB, reserved memory is 610 MB, peak memory is 716 MB
GUI-1001 : Compile ChipWatcher success!
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-3001 : Placer runs in 2 thread(s).
SYN-4016 : Net jtck driven by BUFG (39 clock/control pins, 0 other pins).
SYN-4027 : Net clk100m is clkc1 of pll PLL/pll_inst.
SYN-4027 : Net clk25m is clkc2 of pll PLL/pll_inst.
SYN-4019 : Net clkin_pad is refclk of pll PLL/pll_inst.
SYN-4025 : Tag rtl::Net clk100m as clock net
SYN-4025 : Tag rtl::Net clk25m as clock net
SYN-4025 : Tag rtl::Net clkin_pad as clock net
SYN-4025 : Tag rtl::Net jtck as clock net
SYN-4026 : Tagged 4 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2187 instances, 2084 slices, 40 macros(374 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.243126s wall, 1.170008s user + 0.015600s system = 1.185608s CPU (95.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 957250
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 93%, beta_incr = 0.441786
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(573): len = 574261, overlap = 191.25
PHY-3002 : Step(574): len = 403538, overlap = 255.5
PHY-3002 : Step(575): len = 315376, overlap = 285.5
PHY-3002 : Step(576): len = 254993, overlap = 309.75
PHY-3002 : Step(577): len = 209327, overlap = 324.5
PHY-3002 : Step(578): len = 170572, overlap = 344.75
PHY-3002 : Step(579): len = 138923, overlap = 361.25
PHY-3002 : Step(580): len = 118784, overlap = 379
PHY-3002 : Step(581): len = 97067.7, overlap = 389.75
PHY-3002 : Step(582): len = 89012.6, overlap = 392.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.80466e-07
PHY-3002 : Step(583): len = 87049.4, overlap = 393
PHY-3002 : Step(584): len = 86905.7, overlap = 390.75
PHY-3002 : Step(585): len = 94161.8, overlap = 373.75
PHY-3002 : Step(586): len = 93002.9, overlap = 369.75
PHY-3002 : Step(587): len = 95346, overlap = 353.5
PHY-3002 : Step(588): len = 94140, overlap = 352
PHY-3002 : Step(589): len = 95462.6, overlap = 350.5
PHY-3002 : Step(590): len = 96524.5, overlap = 346.75
PHY-3002 : Step(591): len = 95605.7, overlap = 343.25
PHY-3002 : Step(592): len = 96425.8, overlap = 342.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.76093e-06
PHY-3002 : Step(593): len = 97216.7, overlap = 342.75
PHY-3002 : Step(594): len = 100607, overlap = 339
PHY-3002 : Step(595): len = 102961, overlap = 337.25
PHY-3002 : Step(596): len = 107479, overlap = 335
PHY-3002 : Step(597): len = 111106, overlap = 315.25
PHY-3002 : Step(598): len = 112406, overlap = 297
PHY-3002 : Step(599): len = 114449, overlap = 289
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.52186e-06
PHY-3002 : Step(600): len = 114593, overlap = 285
PHY-3002 : Step(601): len = 117085, overlap = 280
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.34372e-06
PHY-3002 : Step(602): len = 119023, overlap = 271
PHY-3002 : Step(603): len = 134255, overlap = 249.25
PHY-3002 : Step(604): len = 135544, overlap = 235.5
PHY-3002 : Step(605): len = 134647, overlap = 229.25
PHY-3002 : Step(606): len = 135923, overlap = 213.75
PHY-3002 : Step(607): len = 137006, overlap = 208.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.26874e-05
PHY-3002 : Step(608): len = 137728, overlap = 206
PHY-3002 : Step(609): len = 145593, overlap = 194
PHY-3002 : Step(610): len = 152025, overlap = 180
PHY-3002 : Step(611): len = 150167, overlap = 176.5
PHY-3002 : Step(612): len = 149955, overlap = 172.5
PHY-3002 : Step(613): len = 150411, overlap = 172
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 2.53749e-05
PHY-3002 : Step(614): len = 150693, overlap = 165.5
PHY-3002 : Step(615): len = 152459, overlap = 162.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005915s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.489080s wall, 1.435209s user + 0.000000s system = 1.435209s CPU (96.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.960442s wall, 0.702005s user + 0.015600s system = 0.717605s CPU (74.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.7052e-06
PHY-3002 : Step(616): len = 155191, overlap = 159
PHY-3002 : Step(617): len = 156354, overlap = 169.5
PHY-3002 : Step(618): len = 155429, overlap = 175
PHY-3002 : Step(619): len = 153182, overlap = 182
PHY-3002 : Step(620): len = 150241, overlap = 188
PHY-3002 : Step(621): len = 147396, overlap = 192.75
PHY-3002 : Step(622): len = 144193, overlap = 197.75
PHY-3002 : Step(623): len = 141423, overlap = 201.25
PHY-3002 : Step(624): len = 138852, overlap = 206.75
PHY-3002 : Step(625): len = 136752, overlap = 212.75
PHY-3002 : Step(626): len = 135288, overlap = 218.5
PHY-3002 : Step(627): len = 134806, overlap = 219.75
PHY-3002 : Step(628): len = 134186, overlap = 226.75
PHY-3002 : Step(629): len = 134071, overlap = 229.75
PHY-3002 : Step(630): len = 134612, overlap = 227.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.4104e-06
PHY-3002 : Step(631): len = 135857, overlap = 224.25
PHY-3002 : Step(632): len = 139610, overlap = 215.5
PHY-3002 : Step(633): len = 141341, overlap = 206
PHY-3002 : Step(634): len = 142516, overlap = 201.25
PHY-3002 : Step(635): len = 145352, overlap = 196.75
PHY-3002 : Step(636): len = 146544, overlap = 193.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.88208e-05
PHY-3002 : Step(637): len = 148261, overlap = 188.25
PHY-3002 : Step(638): len = 157293, overlap = 177.25
PHY-3002 : Step(639): len = 158779, overlap = 170.5
PHY-3002 : Step(640): len = 158800, overlap = 162.5
PHY-3002 : Step(641): len = 159770, overlap = 157.5
PHY-3002 : Step(642): len = 160169, overlap = 153
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.76416e-05
PHY-3002 : Step(643): len = 163065, overlap = 152
PHY-3002 : Step(644): len = 172576, overlap = 142.25
PHY-3002 : Step(645): len = 172388, overlap = 139.5
PHY-3002 : Step(646): len = 171567, overlap = 137
PHY-3002 : Step(647): len = 171727, overlap = 137.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.52832e-05
PHY-3002 : Step(648): len = 176889, overlap = 129.5
PHY-3002 : Step(649): len = 182875, overlap = 127.5
PHY-3002 : Step(650): len = 183518, overlap = 126.25
PHY-3002 : Step(651): len = 184262, overlap = 118
PHY-3002 : Step(652): len = 184618, overlap = 114.75
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.268778s wall, 1.263608s user + 0.000000s system = 1.263608s CPU (99.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.733326s wall, 0.733205s user + 0.000000s system = 0.733205s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.08823e-05
PHY-3002 : Step(653): len = 191597, overlap = 207
PHY-3002 : Step(654): len = 194716, overlap = 190.5
PHY-3002 : Step(655): len = 193129, overlap = 190
PHY-3002 : Step(656): len = 189211, overlap = 183.25
PHY-3002 : Step(657): len = 183299, overlap = 195.75
PHY-3002 : Step(658): len = 177232, overlap = 205
PHY-3002 : Step(659): len = 173140, overlap = 210
PHY-3002 : Step(660): len = 170472, overlap = 210
PHY-3002 : Step(661): len = 167953, overlap = 219
PHY-3002 : Step(662): len = 165419, overlap = 221.5
PHY-3002 : Step(663): len = 163115, overlap = 225.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101765
PHY-3002 : Step(664): len = 170856, overlap = 207
PHY-3002 : Step(665): len = 177256, overlap = 194.75
PHY-3002 : Step(666): len = 178540, overlap = 189.5
PHY-3002 : Step(667): len = 178048, overlap = 193.75
PHY-3002 : Step(668): len = 178073, overlap = 198
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000203529
PHY-3002 : Step(669): len = 185430, overlap = 184.25
PHY-3002 : Step(670): len = 190237, overlap = 177.5
PHY-3002 : Step(671): len = 193092, overlap = 164.5
PHY-3002 : Step(672): len = 193342, overlap = 164.5
PHY-3002 : Step(673): len = 193445, overlap = 167.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000407058
PHY-3002 : Step(674): len = 199255, overlap = 159.5
PHY-3002 : Step(675): len = 201343, overlap = 157.75
PHY-3002 : Step(676): len = 206651, overlap = 154.5
PHY-3002 : Step(677): len = 207657, overlap = 150.25
PHY-3002 : Step(678): len = 207438, overlap = 150
PHY-3002 : Step(679): len = 207445, overlap = 152.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000729462
PHY-3002 : Step(680): len = 211238, overlap = 146.25
PHY-3002 : Step(681): len = 212528, overlap = 148.25
PHY-3002 : Step(682): len = 214346, overlap = 147.5
PHY-3002 : Step(683): len = 215685, overlap = 147.5
PHY-3002 : Step(684): len = 216093, overlap = 146.25
PHY-3002 : Step(685): len = 216264, overlap = 146.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00138679
PHY-3002 : Step(686): len = 218601, overlap = 148.25
PHY-3002 : Step(687): len = 219390, overlap = 146.5
PHY-3002 : Step(688): len = 220778, overlap = 152.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00217976
PHY-3002 : Step(689): len = 221543, overlap = 152.25
PHY-3002 : Step(690): len = 222875, overlap = 150.75
PHY-3002 : Step(691): len = 223469, overlap = 148
PHY-3002 : Step(692): len = 224168, overlap = 146.25
PHY-3002 : Step(693): len = 224795, overlap = 146
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0031402
PHY-3002 : Step(694): len = 225370, overlap = 145.5
PHY-3002 : Step(695): len = 226349, overlap = 144.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00361916
PHY-3002 : Step(696): len = 226545, overlap = 144.25
PHY-3002 : Step(697): len = 227640, overlap = 141.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00397233
PHY-3002 : Step(698): len = 227744, overlap = 142
PHY-3002 : Step(699): len = 228889, overlap = 141.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00460968
PHY-3002 : Step(700): len = 228952, overlap = 142
PHY-3002 : Step(701): len = 229574, overlap = 142.25
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00531484
PHY-3002 : Step(702): len = 229698, overlap = 142
PHY-3002 : Step(703): len = 230606, overlap = 137
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.284969s wall, 0.124801s user + 0.171601s system = 0.296402s CPU (104.0%)

PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 94%, beta_incr = 0.441786
PHY-3001 : Analyzing congestion ...
PHY-3001 : End congestion estimation;  1.203933s wall, 1.185608s user + 0.000000s system = 1.185608s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.758804s wall, 0.764405s user + 0.000000s system = 0.764405s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000349863
PHY-3002 : Step(704): len = 229912, overlap = 97.5
PHY-3002 : Step(705): len = 225708, overlap = 106.5
PHY-3002 : Step(706): len = 220627, overlap = 124
PHY-3002 : Step(707): len = 217937, overlap = 127.25
PHY-3002 : Step(708): len = 215532, overlap = 129.75
PHY-3002 : Step(709): len = 214380, overlap = 134
PHY-3002 : Step(710): len = 213552, overlap = 135.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000693334
PHY-3002 : Step(711): len = 217099, overlap = 128
PHY-3002 : Step(712): len = 217716, overlap = 128.5
PHY-3002 : Step(713): len = 218632, overlap = 127.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119363
PHY-3002 : Step(714): len = 220426, overlap = 125
PHY-3002 : Step(715): len = 221398, overlap = 124
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.125075s wall, 0.124801s user + 0.000000s system = 0.124801s CPU (99.8%)

PHY-3001 : Legalized: Len = 249095, Over = 0
PHY-3001 : Spreading special nets. 17 overflows in 750 tiles.
PHY-3001 : 33 instances has been re-located, deltaX = 39, deltaY = 43.
PHY-3001 : Final: Len = 250887, Over = 0
RUN-1003 : finish command "place" in  27.074980s wall, 31.465402s user + 1.700411s system = 33.165813s CPU (122.5%)

RUN-1004 : used memory is 486 MB, reserved memory is 611 MB, peak memory is 716 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD4.5.12562/license/Anlogic.lic
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin misalignment score is improved from 3009 to 2295
PHY-1001 : Pin misalignment score is improved from 2295 to 2262
PHY-1001 : Pin misalignment score is improved from 2262 to 2261
PHY-1001 : Pin misalignment score is improved from 2261 to 2261
PHY-1001 : Pin local connectivity score is improved from 275 to 0
PHY-1001 : Pin misalignment score is improved from 2373 to 2307
PHY-1001 : Pin misalignment score is improved from 2307 to 2302
PHY-1001 : Pin misalignment score is improved from 2302 to 2302
PHY-1001 : Pin local connectivity score is improved from 43 to 0
PHY-1001 : End pin swap;  3.220682s wall, 3.213621s user + 0.015600s system = 3.229221s CPU (100.3%)

PHY-1001 : Route runs in 2 thread(s)
RUN-1001 : There are total 2189 instances
RUN-1001 : 1042 mslices, 1042 lslices, 97 pads, 2 brams, 0 dsps
RUN-1001 : There are total 5993 nets
RUN-1001 : 3069 nets have 2 pins
RUN-1001 : 2183 nets have [3 - 5] pins
RUN-1001 : 526 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 140 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
PHY-1001 : Generate routing grids ...
PHY-1001 : Initialize routing nets ...
PHY-1001 : Ripup & Reroute ...
PHY-1002 : len = 313896, over cnt = 1742(21%), over = 3457, worst = 11
PHY-1002 : len = 322184, over cnt = 1460(18%), over = 2395, worst = 5
PHY-1002 : len = 330240, over cnt = 1402(17%), over = 1970, worst = 5
PHY-1002 : len = 354256, over cnt = 1013(12%), over = 1106, worst = 3
PHY-1002 : len = 371800, over cnt = 798(9%), over = 823, worst = 2
PHY-1002 : len = 387360, over cnt = 681(8%), over = 694, worst = 2
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2187, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : Generate timing info.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 109 out of 5993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : End global routing;  6.057040s wall, 5.834437s user + 0.031200s system = 5.865638s CPU (96.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 38272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.184811s wall, 0.187201s user + 0.000000s system = 0.187201s CPU (101.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 62456, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End Routed; 0.765945s wall, 0.748805s user + 0.015600s system = 0.764405s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 61968, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 1; 0.067587s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (161.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 61904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.013006s wall, 0.015600s user + 0.000000s system = 0.015600s CPU (119.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 73% nets.
PHY-1001 : Routed 92% nets.
PHY-1002 : len = 678928, over cnt = 1972(1%), over = 2037, worst = 3
PHY-1001 : End Routed; 27.314156s wall, 30.732197s user + 0.249602s system = 30.981799s CPU (113.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 618888, over cnt = 1134(0%), over = 1144, worst = 2
PHY-1001 : End DR Iter 1; 19.561215s wall, 21.122535s user + 0.374402s system = 21.496938s CPU (109.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 606768, over cnt = 486(0%), over = 486, worst = 1
PHY-1001 : End DR Iter 2; 4.991381s wall, 4.929632s user + 0.000000s system = 4.929632s CPU (98.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 609760, over cnt = 179(0%), over = 179, worst = 1
PHY-1001 : End DR Iter 3; 1.424824s wall, 1.419609s user + 0.000000s system = 1.419609s CPU (99.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 613592, over cnt = 84(0%), over = 84, worst = 1
PHY-1001 : End DR Iter 4; 1.140025s wall, 1.154407s user + 0.000000s system = 1.154407s CPU (101.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 616704, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End DR Iter 5; 1.088775s wall, 1.107607s user + 0.015600s system = 1.123207s CPU (103.2%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 618888, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 6; 2.011158s wall, 2.012413s user + 0.000000s system = 2.012413s CPU (100.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 619752, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 7; 1.945398s wall, 1.918812s user + 0.000000s system = 1.918812s CPU (98.6%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 8; 1.729755s wall, 1.716011s user + 0.000000s system = 1.716011s CPU (99.2%)

PHY-1001 : ===== DR Iter 9 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 9; 1.606483s wall, 1.560010s user + 0.000000s system = 1.560010s CPU (97.1%)

PHY-1001 : ===== DR Iter 10 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 10; 1.614070s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (101.5%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 9; 1.549372s wall, 1.513210s user + 0.000000s system = 1.513210s CPU (97.7%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 10; 1.672119s wall, 1.638011s user + 0.000000s system = 1.638011s CPU (98.0%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 11; 1.621207s wall, 1.606810s user + 0.000000s system = 1.606810s CPU (99.1%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 12; 1.676776s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (99.5%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 619904, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End LB Iter 13; 1.669779s wall, 1.669211s user + 0.000000s system = 1.669211s CPU (100.0%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 620072, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 2; 0.806159s wall, 0.780005s user + 0.000000s system = 0.780005s CPU (96.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 620080, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 3; 1.327787s wall, 1.326008s user + 0.000000s system = 1.326008s CPU (99.9%)

PHY-1001 : ==== DC Iter 3 ====
PHY-1002 : len = 620152, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 620152
PHY-1001 : End DC Iter 3; 0.095108s wall, 0.109201s user + 0.000000s system = 0.109201s CPU (114.8%)

PHY-1001 : 3 feed throughs used by 2 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  84.297474s wall, 88.187365s user + 0.842405s system = 89.029771s CPU (105.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  93.715006s wall, 97.391424s user + 0.889206s system = 98.280630s CPU (104.9%)

RUN-1004 : used memory is 534 MB, reserved memory is 638 MB, peak memory is 716 MB
RUN-1002 : start command "report_area -io_info -file Quick_Start_phy.area"
RUN-1001 : standard
***Report Model: CPLD_SOC_AHB_TOP***

IO Statistics
#IO                    97
  #input               33
  #output              64
  #inout                0

Utilization Statistics
#lut                 4146   out of   4480   92.54%
#reg                 2800   out of   4480   62.50%
#le                  4146
  #lut only          1346   out of   4146   32.47%
  #reg only             0   out of   4146    0.00%
  #lut&reg           2800   out of   4146   67.53%
#dsp                    0   out of     15    0.00%
#bram                   0   out of     12    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                2   out of      6   33.33%
#mcu                    1   out of      1  100.00%
#pad                   97   out of    202   48.02%
  #ireg                 0
  #oreg                16
  #treg                 0
#pll                    1   out of      1  100.00%

RUN-1001 : 

RUN-1002 : start command "export_db Quick_Start_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db Quick_Start_pr.db" in  2.826893s wall, 2.667617s user + 0.124801s system = 2.792418s CPU (98.8%)

RUN-1004 : used memory is 560 MB, reserved memory is 638 MB, peak memory is 716 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CPLD_SOC_AHB_TOP.
TMR-2506 : Build timing graph completely. Port num: 5, tpin num: 25738, tnet num: 5991, tinst num: 2189, tnode num: 31425, tedge num: 43250.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk100m will be routed on clock mesh
PHY-1001 : net clk25m will be routed on clock mesh
PHY-1001 : net clkin_pad will be routed on clock mesh
PHY-1001 : clock net jtck will be merged with clock jtck_leading
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 5991 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 4, clk_num = 1.
TMR-5009 WARNING: There are(is) 1 clock net(s) without clock constraint(s).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in Quick_Start_phy.timing, timing summary in Quick_Start_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file Quick_Start_phy.timing" in  3.920721s wall, 3.884425s user + 0.046800s system = 3.931225s CPU (100.3%)

RUN-1004 : used memory is 586 MB, reserved memory is 691 MB, peak memory is 716 MB
RUN-1002 : start command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 2 threads.
BIT-1002 : Init instances completely, inst num: 2191
BIT-1002 : Init pips with 2 threads.
BIT-1002 : Init pips completely, net num: 5993, pip num: 57326
BIT-1003 : Multithreading accelaration with 2 threads.
BIT-1003 : Generate bitstream completely, there are 939 valid insts, and 161492 bits set as '1'.
BIT-1004 : Generate bits file Quick_Start.bit.
RUN-1003 : finish command "bitgen -bit Quick_Start.bit -version 0X00 -128 ../../AHB_SDK256_CC/Quick_Start.bin -g ucode:00000000001011100010111000001110 -f Quick_Start.btc" in  11.870407s wall, 22.651345s user + 0.046800s system = 22.698145s CPU (191.2%)

RUN-1004 : used memory is 619 MB, reserved memory is 712 MB, peak memory is 716 MB
