-makelib xcelium_lib/xpm -sv \
  "D:/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "D:/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/dist_mem_gen_v8_0_13 \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/0bf5/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_dist_mem_gen_0_0/sim/simCPU_dist_mem_gen_0_0.v" \
-endlib
-makelib xcelium_lib/xlslice_v1_0_2 \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_xlslice_0_0/sim/simCPU_xlslice_0_0.v" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_RAM_B_0_0/sim/simCPU_RAM_B_0_0.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_xlslice_0_1/sim/simCPU_xlslice_0_1.v" \
-endlib
-makelib xcelium_lib/util_vector_logic_v2_0_1 \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/3f90/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_util_vector_logic_0_0/sim/simCPU_util_vector_logic_0_0.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/ImmGen.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/Regs.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/alu.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/controller.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/datapath.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ipshared/9775/SCPUC.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/ip/simCPU_SCPUC_0_0/sim/simCPU_SCPUC_0_0.v" \
  "../../../../simCPU.gen/sources_1/bd/simCPU/sim/simCPU.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

