
DumBadgeFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000324c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000074  20000000  0000324c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000100  20000074  000032c0  00020074  2**2
                  ALLOC
  3 .stack        00002004  20000174  000033c0  00020074  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
  6 .debug_info   00025888  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00003837  00000000  00000000  0004597d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00004a4d  00000000  00000000  000491b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000510  00000000  00000000  0004dc01  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000005d8  00000000  00000000  0004e111  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b6c7  00000000  00000000  0004e6e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000bde6  00000000  00000000  00069db0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008ea30  00000000  00000000  00075b96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000013e0  00000000  00000000  001045c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	78 21 00 20 4d 14 00 00 49 14 00 00 49 14 00 00     x!. M...I...I...
	...
      2c:	49 14 00 00 00 00 00 00 00 00 00 00 49 14 00 00     I...........I...
      3c:	49 14 00 00 49 14 00 00 49 14 00 00 49 14 00 00     I...I...I...I...
      4c:	49 14 00 00 49 14 00 00 49 14 00 00 49 14 00 00     I...I...I...I...
      5c:	49 14 00 00 49 14 00 00 31 06 00 00 41 06 00 00     I...I...1...A...
      6c:	51 06 00 00 61 06 00 00 71 06 00 00 81 06 00 00     Q...a...q.......
      7c:	49 14 00 00 49 14 00 00 49 14 00 00 49 14 00 00     I...I...I...I...
      8c:	49 14 00 00 49 14 00 00 49 14 00 00 49 14 00 00     I...I...I...I...
      9c:	49 14 00 00 49 14 00 00 49 14 00 00 49 14 00 00     I...I...I...I...
      ac:	49 14 00 00 00 00 00 00                             I.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000074 	.word	0x20000074
      d4:	00000000 	.word	0x00000000
      d8:	0000324c 	.word	0x0000324c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000078 	.word	0x20000078
     108:	0000324c 	.word	0x0000324c
     10c:	0000324c 	.word	0x0000324c
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000011d9 	.word	0x000011d9
     140:	00001d4d 	.word	0x00001d4d
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_ms+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_ms+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_ms+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_ms+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000000 	.word	0x20000000
     17c:	e000e010 	.word	0xe000e010

00000180 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     180:	4b0c      	ldr	r3, [pc, #48]	; (1b4 <cpu_irq_enter_critical+0x34>)
     182:	681b      	ldr	r3, [r3, #0]
     184:	2b00      	cmp	r3, #0
     186:	d106      	bne.n	196 <cpu_irq_enter_critical+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     188:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     18c:	2b00      	cmp	r3, #0
     18e:	d007      	beq.n	1a0 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     190:	2200      	movs	r2, #0
     192:	4b09      	ldr	r3, [pc, #36]	; (1b8 <cpu_irq_enter_critical+0x38>)
     194:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     196:	4a07      	ldr	r2, [pc, #28]	; (1b4 <cpu_irq_enter_critical+0x34>)
     198:	6813      	ldr	r3, [r2, #0]
     19a:	3301      	adds	r3, #1
     19c:	6013      	str	r3, [r2, #0]
}
     19e:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1a0:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     1a2:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1a6:	2200      	movs	r2, #0
     1a8:	4b04      	ldr	r3, [pc, #16]	; (1bc <cpu_irq_enter_critical+0x3c>)
     1aa:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1ac:	3201      	adds	r2, #1
     1ae:	4b02      	ldr	r3, [pc, #8]	; (1b8 <cpu_irq_enter_critical+0x38>)
     1b0:	701a      	strb	r2, [r3, #0]
     1b2:	e7f0      	b.n	196 <cpu_irq_enter_critical+0x16>
     1b4:	20000090 	.word	0x20000090
     1b8:	20000094 	.word	0x20000094
     1bc:	20000008 	.word	0x20000008

000001c0 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1c0:	4b08      	ldr	r3, [pc, #32]	; (1e4 <cpu_irq_leave_critical+0x24>)
     1c2:	681a      	ldr	r2, [r3, #0]
     1c4:	3a01      	subs	r2, #1
     1c6:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1c8:	681b      	ldr	r3, [r3, #0]
     1ca:	2b00      	cmp	r3, #0
     1cc:	d109      	bne.n	1e2 <cpu_irq_leave_critical+0x22>
     1ce:	4b06      	ldr	r3, [pc, #24]	; (1e8 <cpu_irq_leave_critical+0x28>)
     1d0:	781b      	ldrb	r3, [r3, #0]
     1d2:	2b00      	cmp	r3, #0
     1d4:	d005      	beq.n	1e2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     1d6:	2201      	movs	r2, #1
     1d8:	4b04      	ldr	r3, [pc, #16]	; (1ec <cpu_irq_leave_critical+0x2c>)
     1da:	701a      	strb	r2, [r3, #0]
     1dc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     1e0:	b662      	cpsie	i
	}
}
     1e2:	4770      	bx	lr
     1e4:	20000090 	.word	0x20000090
     1e8:	20000094 	.word	0x20000094
     1ec:	20000008 	.word	0x20000008

000001f0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
     1f2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1f4:	ac01      	add	r4, sp, #4
     1f6:	2501      	movs	r5, #1
     1f8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1fa:	2700      	movs	r7, #0
     1fc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1fe:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     200:	0021      	movs	r1, r4
     202:	203e      	movs	r0, #62	; 0x3e
     204:	4e06      	ldr	r6, [pc, #24]	; (220 <system_board_init+0x30>)
     206:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     208:	2280      	movs	r2, #128	; 0x80
     20a:	05d2      	lsls	r2, r2, #23
     20c:	4b05      	ldr	r3, [pc, #20]	; (224 <system_board_init+0x34>)
     20e:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     210:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     212:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     214:	0021      	movs	r1, r4
     216:	200f      	movs	r0, #15
     218:	47b0      	blx	r6
	port_pin_set_output_level(AT86RFX_RST_PIN, true);
	port_pin_set_output_level(AT86RFX_SLP_PIN, true);
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(AT86RFX_SPI_MISO, &pin_conf);
#endif	
}
     21a:	b003      	add	sp, #12
     21c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     21e:	46c0      	nop			; (mov r8, r8)
     220:	00000229 	.word	0x00000229
     224:	41004480 	.word	0x41004480

00000228 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     228:	b500      	push	{lr}
     22a:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     22c:	ab01      	add	r3, sp, #4
     22e:	2280      	movs	r2, #128	; 0x80
     230:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     232:	780a      	ldrb	r2, [r1, #0]
     234:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     236:	784a      	ldrb	r2, [r1, #1]
     238:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     23a:	788a      	ldrb	r2, [r1, #2]
     23c:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     23e:	0019      	movs	r1, r3
     240:	4b01      	ldr	r3, [pc, #4]	; (248 <port_pin_set_config+0x20>)
     242:	4798      	blx	r3
}
     244:	b003      	add	sp, #12
     246:	bd00      	pop	{pc}
     248:	000013e9 	.word	0x000013e9

0000024c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     24c:	b5f0      	push	{r4, r5, r6, r7, lr}
     24e:	46de      	mov	lr, fp
     250:	4657      	mov	r7, sl
     252:	464e      	mov	r6, r9
     254:	4645      	mov	r5, r8
     256:	b5e0      	push	{r5, r6, r7, lr}
     258:	b087      	sub	sp, #28
     25a:	4680      	mov	r8, r0
     25c:	9104      	str	r1, [sp, #16]
     25e:	0016      	movs	r6, r2
     260:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     262:	2200      	movs	r2, #0
     264:	2300      	movs	r3, #0
     266:	2100      	movs	r1, #0
     268:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     26a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     26c:	2001      	movs	r0, #1
     26e:	0021      	movs	r1, r4
     270:	9600      	str	r6, [sp, #0]
     272:	9701      	str	r7, [sp, #4]
     274:	465c      	mov	r4, fp
     276:	9403      	str	r4, [sp, #12]
     278:	4644      	mov	r4, r8
     27a:	9405      	str	r4, [sp, #20]
     27c:	e013      	b.n	2a6 <long_division+0x5a>
     27e:	2420      	movs	r4, #32
     280:	1a64      	subs	r4, r4, r1
     282:	0005      	movs	r5, r0
     284:	40e5      	lsrs	r5, r4
     286:	46a8      	mov	r8, r5
     288:	e014      	b.n	2b4 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     28a:	9c00      	ldr	r4, [sp, #0]
     28c:	9d01      	ldr	r5, [sp, #4]
     28e:	1b12      	subs	r2, r2, r4
     290:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     292:	465c      	mov	r4, fp
     294:	464d      	mov	r5, r9
     296:	432c      	orrs	r4, r5
     298:	46a3      	mov	fp, r4
     29a:	9c03      	ldr	r4, [sp, #12]
     29c:	4645      	mov	r5, r8
     29e:	432c      	orrs	r4, r5
     2a0:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     2a2:	3901      	subs	r1, #1
     2a4:	d325      	bcc.n	2f2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     2a6:	2420      	movs	r4, #32
     2a8:	4264      	negs	r4, r4
     2aa:	190c      	adds	r4, r1, r4
     2ac:	d4e7      	bmi.n	27e <long_division+0x32>
     2ae:	0005      	movs	r5, r0
     2b0:	40a5      	lsls	r5, r4
     2b2:	46a8      	mov	r8, r5
     2b4:	0004      	movs	r4, r0
     2b6:	408c      	lsls	r4, r1
     2b8:	46a1      	mov	r9, r4
		r = r << 1;
     2ba:	1892      	adds	r2, r2, r2
     2bc:	415b      	adcs	r3, r3
     2be:	0014      	movs	r4, r2
     2c0:	001d      	movs	r5, r3
		if (n & bit_shift) {
     2c2:	9e05      	ldr	r6, [sp, #20]
     2c4:	464f      	mov	r7, r9
     2c6:	403e      	ands	r6, r7
     2c8:	46b4      	mov	ip, r6
     2ca:	9e04      	ldr	r6, [sp, #16]
     2cc:	4647      	mov	r7, r8
     2ce:	403e      	ands	r6, r7
     2d0:	46b2      	mov	sl, r6
     2d2:	4666      	mov	r6, ip
     2d4:	4657      	mov	r7, sl
     2d6:	433e      	orrs	r6, r7
     2d8:	d003      	beq.n	2e2 <long_division+0x96>
			r |= 0x01;
     2da:	0006      	movs	r6, r0
     2dc:	4326      	orrs	r6, r4
     2de:	0032      	movs	r2, r6
     2e0:	002b      	movs	r3, r5
		if (r >= d) {
     2e2:	9c00      	ldr	r4, [sp, #0]
     2e4:	9d01      	ldr	r5, [sp, #4]
     2e6:	429d      	cmp	r5, r3
     2e8:	d8db      	bhi.n	2a2 <long_division+0x56>
     2ea:	d1ce      	bne.n	28a <long_division+0x3e>
     2ec:	4294      	cmp	r4, r2
     2ee:	d8d8      	bhi.n	2a2 <long_division+0x56>
     2f0:	e7cb      	b.n	28a <long_division+0x3e>
     2f2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     2f4:	4658      	mov	r0, fp
     2f6:	0019      	movs	r1, r3
     2f8:	b007      	add	sp, #28
     2fa:	bc3c      	pop	{r2, r3, r4, r5}
     2fc:	4690      	mov	r8, r2
     2fe:	4699      	mov	r9, r3
     300:	46a2      	mov	sl, r4
     302:	46ab      	mov	fp, r5
     304:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000306 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     306:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     308:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     30a:	2340      	movs	r3, #64	; 0x40
     30c:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     30e:	4281      	cmp	r1, r0
     310:	d202      	bcs.n	318 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     312:	0018      	movs	r0, r3
     314:	bd10      	pop	{r4, pc}
		baud_calculated++;
     316:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     318:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     31a:	1c63      	adds	r3, r4, #1
     31c:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     31e:	4288      	cmp	r0, r1
     320:	d9f9      	bls.n	316 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     322:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     324:	2cff      	cmp	r4, #255	; 0xff
     326:	d8f4      	bhi.n	312 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     328:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     32a:	2300      	movs	r3, #0
     32c:	e7f1      	b.n	312 <_sercom_get_sync_baud_val+0xc>
	...

00000330 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     330:	b5f0      	push	{r4, r5, r6, r7, lr}
     332:	b083      	sub	sp, #12
     334:	000f      	movs	r7, r1
     336:	0016      	movs	r6, r2
     338:	aa08      	add	r2, sp, #32
     33a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     33c:	0004      	movs	r4, r0
     33e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     340:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     342:	42bc      	cmp	r4, r7
     344:	d902      	bls.n	34c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     346:	0010      	movs	r0, r2
     348:	b003      	add	sp, #12
     34a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     34c:	2b00      	cmp	r3, #0
     34e:	d114      	bne.n	37a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     350:	0002      	movs	r2, r0
     352:	0008      	movs	r0, r1
     354:	2100      	movs	r1, #0
     356:	4c19      	ldr	r4, [pc, #100]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     358:	47a0      	blx	r4
     35a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     35c:	003a      	movs	r2, r7
     35e:	2300      	movs	r3, #0
     360:	2000      	movs	r0, #0
     362:	4c17      	ldr	r4, [pc, #92]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     364:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     366:	2200      	movs	r2, #0
     368:	2301      	movs	r3, #1
     36a:	1a12      	subs	r2, r2, r0
     36c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     36e:	0c12      	lsrs	r2, r2, #16
     370:	041b      	lsls	r3, r3, #16
     372:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     374:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     376:	2200      	movs	r2, #0
     378:	e7e5      	b.n	346 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     37a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     37c:	2b01      	cmp	r3, #1
     37e:	d1f9      	bne.n	374 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     380:	000a      	movs	r2, r1
     382:	2300      	movs	r3, #0
     384:	2100      	movs	r1, #0
     386:	4c0d      	ldr	r4, [pc, #52]	; (3bc <_sercom_get_async_baud_val+0x8c>)
     388:	47a0      	blx	r4
     38a:	0002      	movs	r2, r0
     38c:	000b      	movs	r3, r1
     38e:	9200      	str	r2, [sp, #0]
     390:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     392:	0038      	movs	r0, r7
     394:	2100      	movs	r1, #0
     396:	4c0a      	ldr	r4, [pc, #40]	; (3c0 <_sercom_get_async_baud_val+0x90>)
     398:	47a0      	blx	r4
     39a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     39c:	2380      	movs	r3, #128	; 0x80
     39e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     3a0:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     3a2:	4298      	cmp	r0, r3
     3a4:	d8cf      	bhi.n	346 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     3a6:	0f79      	lsrs	r1, r7, #29
     3a8:	00f8      	lsls	r0, r7, #3
     3aa:	9a00      	ldr	r2, [sp, #0]
     3ac:	9b01      	ldr	r3, [sp, #4]
     3ae:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     3b0:	00ea      	lsls	r2, r5, #3
     3b2:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     3b4:	b2d2      	uxtb	r2, r2
     3b6:	0352      	lsls	r2, r2, #13
     3b8:	432a      	orrs	r2, r5
     3ba:	e7db      	b.n	374 <_sercom_get_async_baud_val+0x44>
     3bc:	00001e65 	.word	0x00001e65
     3c0:	0000024d 	.word	0x0000024d

000003c4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     3c4:	b510      	push	{r4, lr}
     3c6:	b082      	sub	sp, #8
     3c8:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     3ca:	4b0e      	ldr	r3, [pc, #56]	; (404 <sercom_set_gclk_generator+0x40>)
     3cc:	781b      	ldrb	r3, [r3, #0]
     3ce:	2b00      	cmp	r3, #0
     3d0:	d007      	beq.n	3e2 <sercom_set_gclk_generator+0x1e>
     3d2:	2900      	cmp	r1, #0
     3d4:	d105      	bne.n	3e2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     3d6:	4b0b      	ldr	r3, [pc, #44]	; (404 <sercom_set_gclk_generator+0x40>)
     3d8:	785b      	ldrb	r3, [r3, #1]
     3da:	4283      	cmp	r3, r0
     3dc:	d010      	beq.n	400 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     3de:	201d      	movs	r0, #29
     3e0:	e00c      	b.n	3fc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     3e2:	a901      	add	r1, sp, #4
     3e4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     3e6:	2013      	movs	r0, #19
     3e8:	4b07      	ldr	r3, [pc, #28]	; (408 <sercom_set_gclk_generator+0x44>)
     3ea:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     3ec:	2013      	movs	r0, #19
     3ee:	4b07      	ldr	r3, [pc, #28]	; (40c <sercom_set_gclk_generator+0x48>)
     3f0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     3f2:	4b04      	ldr	r3, [pc, #16]	; (404 <sercom_set_gclk_generator+0x40>)
     3f4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     3f6:	2201      	movs	r2, #1
     3f8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     3fa:	2000      	movs	r0, #0
}
     3fc:	b002      	add	sp, #8
     3fe:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     400:	2000      	movs	r0, #0
     402:	e7fb      	b.n	3fc <sercom_set_gclk_generator+0x38>
     404:	20000098 	.word	0x20000098
     408:	000012f1 	.word	0x000012f1
     40c:	00001265 	.word	0x00001265

00000410 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     410:	4b40      	ldr	r3, [pc, #256]	; (514 <_sercom_get_default_pad+0x104>)
     412:	4298      	cmp	r0, r3
     414:	d031      	beq.n	47a <_sercom_get_default_pad+0x6a>
     416:	d90a      	bls.n	42e <_sercom_get_default_pad+0x1e>
     418:	4b3f      	ldr	r3, [pc, #252]	; (518 <_sercom_get_default_pad+0x108>)
     41a:	4298      	cmp	r0, r3
     41c:	d04d      	beq.n	4ba <_sercom_get_default_pad+0xaa>
     41e:	4b3f      	ldr	r3, [pc, #252]	; (51c <_sercom_get_default_pad+0x10c>)
     420:	4298      	cmp	r0, r3
     422:	d05a      	beq.n	4da <_sercom_get_default_pad+0xca>
     424:	4b3e      	ldr	r3, [pc, #248]	; (520 <_sercom_get_default_pad+0x110>)
     426:	4298      	cmp	r0, r3
     428:	d037      	beq.n	49a <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     42a:	2000      	movs	r0, #0
}
     42c:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     42e:	4b3d      	ldr	r3, [pc, #244]	; (524 <_sercom_get_default_pad+0x114>)
     430:	4298      	cmp	r0, r3
     432:	d00c      	beq.n	44e <_sercom_get_default_pad+0x3e>
     434:	4b3c      	ldr	r3, [pc, #240]	; (528 <_sercom_get_default_pad+0x118>)
     436:	4298      	cmp	r0, r3
     438:	d1f7      	bne.n	42a <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     43a:	2901      	cmp	r1, #1
     43c:	d017      	beq.n	46e <_sercom_get_default_pad+0x5e>
     43e:	2900      	cmp	r1, #0
     440:	d05d      	beq.n	4fe <_sercom_get_default_pad+0xee>
     442:	2902      	cmp	r1, #2
     444:	d015      	beq.n	472 <_sercom_get_default_pad+0x62>
     446:	2903      	cmp	r1, #3
     448:	d015      	beq.n	476 <_sercom_get_default_pad+0x66>
	return 0;
     44a:	2000      	movs	r0, #0
     44c:	e7ee      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     44e:	2901      	cmp	r1, #1
     450:	d007      	beq.n	462 <_sercom_get_default_pad+0x52>
     452:	2900      	cmp	r1, #0
     454:	d051      	beq.n	4fa <_sercom_get_default_pad+0xea>
     456:	2902      	cmp	r1, #2
     458:	d005      	beq.n	466 <_sercom_get_default_pad+0x56>
     45a:	2903      	cmp	r1, #3
     45c:	d005      	beq.n	46a <_sercom_get_default_pad+0x5a>
	return 0;
     45e:	2000      	movs	r0, #0
     460:	e7e4      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     462:	4832      	ldr	r0, [pc, #200]	; (52c <_sercom_get_default_pad+0x11c>)
     464:	e7e2      	b.n	42c <_sercom_get_default_pad+0x1c>
     466:	4832      	ldr	r0, [pc, #200]	; (530 <_sercom_get_default_pad+0x120>)
     468:	e7e0      	b.n	42c <_sercom_get_default_pad+0x1c>
     46a:	4832      	ldr	r0, [pc, #200]	; (534 <_sercom_get_default_pad+0x124>)
     46c:	e7de      	b.n	42c <_sercom_get_default_pad+0x1c>
     46e:	4832      	ldr	r0, [pc, #200]	; (538 <_sercom_get_default_pad+0x128>)
     470:	e7dc      	b.n	42c <_sercom_get_default_pad+0x1c>
     472:	4832      	ldr	r0, [pc, #200]	; (53c <_sercom_get_default_pad+0x12c>)
     474:	e7da      	b.n	42c <_sercom_get_default_pad+0x1c>
     476:	4832      	ldr	r0, [pc, #200]	; (540 <_sercom_get_default_pad+0x130>)
     478:	e7d8      	b.n	42c <_sercom_get_default_pad+0x1c>
     47a:	2901      	cmp	r1, #1
     47c:	d007      	beq.n	48e <_sercom_get_default_pad+0x7e>
     47e:	2900      	cmp	r1, #0
     480:	d03f      	beq.n	502 <_sercom_get_default_pad+0xf2>
     482:	2902      	cmp	r1, #2
     484:	d005      	beq.n	492 <_sercom_get_default_pad+0x82>
     486:	2903      	cmp	r1, #3
     488:	d005      	beq.n	496 <_sercom_get_default_pad+0x86>
	return 0;
     48a:	2000      	movs	r0, #0
     48c:	e7ce      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     48e:	482d      	ldr	r0, [pc, #180]	; (544 <_sercom_get_default_pad+0x134>)
     490:	e7cc      	b.n	42c <_sercom_get_default_pad+0x1c>
     492:	482d      	ldr	r0, [pc, #180]	; (548 <_sercom_get_default_pad+0x138>)
     494:	e7ca      	b.n	42c <_sercom_get_default_pad+0x1c>
     496:	482d      	ldr	r0, [pc, #180]	; (54c <_sercom_get_default_pad+0x13c>)
     498:	e7c8      	b.n	42c <_sercom_get_default_pad+0x1c>
     49a:	2901      	cmp	r1, #1
     49c:	d007      	beq.n	4ae <_sercom_get_default_pad+0x9e>
     49e:	2900      	cmp	r1, #0
     4a0:	d031      	beq.n	506 <_sercom_get_default_pad+0xf6>
     4a2:	2902      	cmp	r1, #2
     4a4:	d005      	beq.n	4b2 <_sercom_get_default_pad+0xa2>
     4a6:	2903      	cmp	r1, #3
     4a8:	d005      	beq.n	4b6 <_sercom_get_default_pad+0xa6>
	return 0;
     4aa:	2000      	movs	r0, #0
     4ac:	e7be      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ae:	4828      	ldr	r0, [pc, #160]	; (550 <_sercom_get_default_pad+0x140>)
     4b0:	e7bc      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b2:	4828      	ldr	r0, [pc, #160]	; (554 <_sercom_get_default_pad+0x144>)
     4b4:	e7ba      	b.n	42c <_sercom_get_default_pad+0x1c>
     4b6:	4828      	ldr	r0, [pc, #160]	; (558 <_sercom_get_default_pad+0x148>)
     4b8:	e7b8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4ba:	2901      	cmp	r1, #1
     4bc:	d007      	beq.n	4ce <_sercom_get_default_pad+0xbe>
     4be:	2900      	cmp	r1, #0
     4c0:	d023      	beq.n	50a <_sercom_get_default_pad+0xfa>
     4c2:	2902      	cmp	r1, #2
     4c4:	d005      	beq.n	4d2 <_sercom_get_default_pad+0xc2>
     4c6:	2903      	cmp	r1, #3
     4c8:	d005      	beq.n	4d6 <_sercom_get_default_pad+0xc6>
	return 0;
     4ca:	2000      	movs	r0, #0
     4cc:	e7ae      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ce:	4823      	ldr	r0, [pc, #140]	; (55c <_sercom_get_default_pad+0x14c>)
     4d0:	e7ac      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d2:	4823      	ldr	r0, [pc, #140]	; (560 <_sercom_get_default_pad+0x150>)
     4d4:	e7aa      	b.n	42c <_sercom_get_default_pad+0x1c>
     4d6:	4823      	ldr	r0, [pc, #140]	; (564 <_sercom_get_default_pad+0x154>)
     4d8:	e7a8      	b.n	42c <_sercom_get_default_pad+0x1c>
     4da:	2901      	cmp	r1, #1
     4dc:	d007      	beq.n	4ee <_sercom_get_default_pad+0xde>
     4de:	2900      	cmp	r1, #0
     4e0:	d015      	beq.n	50e <_sercom_get_default_pad+0xfe>
     4e2:	2902      	cmp	r1, #2
     4e4:	d005      	beq.n	4f2 <_sercom_get_default_pad+0xe2>
     4e6:	2903      	cmp	r1, #3
     4e8:	d005      	beq.n	4f6 <_sercom_get_default_pad+0xe6>
	return 0;
     4ea:	2000      	movs	r0, #0
     4ec:	e79e      	b.n	42c <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     4ee:	481e      	ldr	r0, [pc, #120]	; (568 <_sercom_get_default_pad+0x158>)
     4f0:	e79c      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f2:	481e      	ldr	r0, [pc, #120]	; (56c <_sercom_get_default_pad+0x15c>)
     4f4:	e79a      	b.n	42c <_sercom_get_default_pad+0x1c>
     4f6:	481e      	ldr	r0, [pc, #120]	; (570 <_sercom_get_default_pad+0x160>)
     4f8:	e798      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fa:	481e      	ldr	r0, [pc, #120]	; (574 <_sercom_get_default_pad+0x164>)
     4fc:	e796      	b.n	42c <_sercom_get_default_pad+0x1c>
     4fe:	2003      	movs	r0, #3
     500:	e794      	b.n	42c <_sercom_get_default_pad+0x1c>
     502:	481d      	ldr	r0, [pc, #116]	; (578 <_sercom_get_default_pad+0x168>)
     504:	e792      	b.n	42c <_sercom_get_default_pad+0x1c>
     506:	481d      	ldr	r0, [pc, #116]	; (57c <_sercom_get_default_pad+0x16c>)
     508:	e790      	b.n	42c <_sercom_get_default_pad+0x1c>
     50a:	481d      	ldr	r0, [pc, #116]	; (580 <_sercom_get_default_pad+0x170>)
     50c:	e78e      	b.n	42c <_sercom_get_default_pad+0x1c>
     50e:	481d      	ldr	r0, [pc, #116]	; (584 <_sercom_get_default_pad+0x174>)
     510:	e78c      	b.n	42c <_sercom_get_default_pad+0x1c>
     512:	46c0      	nop			; (mov r8, r8)
     514:	42001000 	.word	0x42001000
     518:	42001800 	.word	0x42001800
     51c:	42001c00 	.word	0x42001c00
     520:	42001400 	.word	0x42001400
     524:	42000800 	.word	0x42000800
     528:	42000c00 	.word	0x42000c00
     52c:	00050003 	.word	0x00050003
     530:	00060003 	.word	0x00060003
     534:	00070003 	.word	0x00070003
     538:	00010003 	.word	0x00010003
     53c:	001e0003 	.word	0x001e0003
     540:	001f0003 	.word	0x001f0003
     544:	00090003 	.word	0x00090003
     548:	000a0003 	.word	0x000a0003
     54c:	000b0003 	.word	0x000b0003
     550:	00110003 	.word	0x00110003
     554:	00120003 	.word	0x00120003
     558:	00130003 	.word	0x00130003
     55c:	000d0003 	.word	0x000d0003
     560:	000e0003 	.word	0x000e0003
     564:	000f0003 	.word	0x000f0003
     568:	00170003 	.word	0x00170003
     56c:	00180003 	.word	0x00180003
     570:	00190003 	.word	0x00190003
     574:	00040003 	.word	0x00040003
     578:	00080003 	.word	0x00080003
     57c:	00100003 	.word	0x00100003
     580:	000c0003 	.word	0x000c0003
     584:	00160003 	.word	0x00160003

00000588 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     588:	b530      	push	{r4, r5, lr}
     58a:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     58c:	4b0b      	ldr	r3, [pc, #44]	; (5bc <_sercom_get_sercom_inst_index+0x34>)
     58e:	466a      	mov	r2, sp
     590:	cb32      	ldmia	r3!, {r1, r4, r5}
     592:	c232      	stmia	r2!, {r1, r4, r5}
     594:	cb32      	ldmia	r3!, {r1, r4, r5}
     596:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     598:	9b00      	ldr	r3, [sp, #0]
     59a:	4283      	cmp	r3, r0
     59c:	d00b      	beq.n	5b6 <_sercom_get_sercom_inst_index+0x2e>
     59e:	2301      	movs	r3, #1
     5a0:	009a      	lsls	r2, r3, #2
     5a2:	4669      	mov	r1, sp
     5a4:	5852      	ldr	r2, [r2, r1]
     5a6:	4282      	cmp	r2, r0
     5a8:	d006      	beq.n	5b8 <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5aa:	3301      	adds	r3, #1
     5ac:	2b06      	cmp	r3, #6
     5ae:	d1f7      	bne.n	5a0 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
     5b0:	2000      	movs	r0, #0
}
     5b2:	b007      	add	sp, #28
     5b4:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5b6:	2300      	movs	r3, #0
			return i;
     5b8:	b2d8      	uxtb	r0, r3
     5ba:	e7fa      	b.n	5b2 <_sercom_get_sercom_inst_index+0x2a>
     5bc:	00002f08 	.word	0x00002f08

000005c0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
     5c0:	4770      	bx	lr
	...

000005c4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
     5c4:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
     5c6:	4b0a      	ldr	r3, [pc, #40]	; (5f0 <_sercom_set_handler+0x2c>)
     5c8:	781b      	ldrb	r3, [r3, #0]
     5ca:	2b00      	cmp	r3, #0
     5cc:	d10c      	bne.n	5e8 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5ce:	4f09      	ldr	r7, [pc, #36]	; (5f4 <_sercom_set_handler+0x30>)
     5d0:	4e09      	ldr	r6, [pc, #36]	; (5f8 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
     5d2:	4d0a      	ldr	r5, [pc, #40]	; (5fc <_sercom_set_handler+0x38>)
     5d4:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
     5d6:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
     5d8:	195a      	adds	r2, r3, r5
     5da:	6014      	str	r4, [r2, #0]
     5dc:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
     5de:	2b18      	cmp	r3, #24
     5e0:	d1f9      	bne.n	5d6 <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
     5e2:	2201      	movs	r2, #1
     5e4:	4b02      	ldr	r3, [pc, #8]	; (5f0 <_sercom_set_handler+0x2c>)
     5e6:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
     5e8:	0080      	lsls	r0, r0, #2
     5ea:	4b02      	ldr	r3, [pc, #8]	; (5f4 <_sercom_set_handler+0x30>)
     5ec:	50c1      	str	r1, [r0, r3]
}
     5ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     5f0:	2000009a 	.word	0x2000009a
     5f4:	2000009c 	.word	0x2000009c
     5f8:	000005c1 	.word	0x000005c1
     5fc:	200000d8 	.word	0x200000d8

00000600 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
     600:	b500      	push	{lr}
     602:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
     604:	2309      	movs	r3, #9
     606:	466a      	mov	r2, sp
     608:	7013      	strb	r3, [r2, #0]
     60a:	3301      	adds	r3, #1
     60c:	7053      	strb	r3, [r2, #1]
     60e:	3301      	adds	r3, #1
     610:	7093      	strb	r3, [r2, #2]
     612:	3301      	adds	r3, #1
     614:	70d3      	strb	r3, [r2, #3]
     616:	3301      	adds	r3, #1
     618:	7113      	strb	r3, [r2, #4]
     61a:	3301      	adds	r3, #1
     61c:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
     61e:	4b03      	ldr	r3, [pc, #12]	; (62c <_sercom_get_interrupt_vector+0x2c>)
     620:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
     622:	466b      	mov	r3, sp
     624:	5618      	ldrsb	r0, [r3, r0]
}
     626:	b003      	add	sp, #12
     628:	bd00      	pop	{pc}
     62a:	46c0      	nop			; (mov r8, r8)
     62c:	00000589 	.word	0x00000589

00000630 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
     630:	b510      	push	{r4, lr}
     632:	4b02      	ldr	r3, [pc, #8]	; (63c <SERCOM0_Handler+0xc>)
     634:	681b      	ldr	r3, [r3, #0]
     636:	2000      	movs	r0, #0
     638:	4798      	blx	r3
     63a:	bd10      	pop	{r4, pc}
     63c:	2000009c 	.word	0x2000009c

00000640 <SERCOM1_Handler>:
     640:	b510      	push	{r4, lr}
     642:	4b02      	ldr	r3, [pc, #8]	; (64c <SERCOM1_Handler+0xc>)
     644:	685b      	ldr	r3, [r3, #4]
     646:	2001      	movs	r0, #1
     648:	4798      	blx	r3
     64a:	bd10      	pop	{r4, pc}
     64c:	2000009c 	.word	0x2000009c

00000650 <SERCOM2_Handler>:
     650:	b510      	push	{r4, lr}
     652:	4b02      	ldr	r3, [pc, #8]	; (65c <SERCOM2_Handler+0xc>)
     654:	689b      	ldr	r3, [r3, #8]
     656:	2002      	movs	r0, #2
     658:	4798      	blx	r3
     65a:	bd10      	pop	{r4, pc}
     65c:	2000009c 	.word	0x2000009c

00000660 <SERCOM3_Handler>:
     660:	b510      	push	{r4, lr}
     662:	4b02      	ldr	r3, [pc, #8]	; (66c <SERCOM3_Handler+0xc>)
     664:	68db      	ldr	r3, [r3, #12]
     666:	2003      	movs	r0, #3
     668:	4798      	blx	r3
     66a:	bd10      	pop	{r4, pc}
     66c:	2000009c 	.word	0x2000009c

00000670 <SERCOM4_Handler>:
     670:	b510      	push	{r4, lr}
     672:	4b02      	ldr	r3, [pc, #8]	; (67c <SERCOM4_Handler+0xc>)
     674:	691b      	ldr	r3, [r3, #16]
     676:	2004      	movs	r0, #4
     678:	4798      	blx	r3
     67a:	bd10      	pop	{r4, pc}
     67c:	2000009c 	.word	0x2000009c

00000680 <SERCOM5_Handler>:
     680:	b510      	push	{r4, lr}
     682:	4b02      	ldr	r3, [pc, #8]	; (68c <SERCOM5_Handler+0xc>)
     684:	695b      	ldr	r3, [r3, #20]
     686:	2005      	movs	r0, #5
     688:	4798      	blx	r3
     68a:	bd10      	pop	{r4, pc}
     68c:	2000009c 	.word	0x2000009c

00000690 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
     690:	b5f0      	push	{r4, r5, r6, r7, lr}
     692:	46de      	mov	lr, fp
     694:	4657      	mov	r7, sl
     696:	464e      	mov	r6, r9
     698:	4645      	mov	r5, r8
     69a:	b5e0      	push	{r5, r6, r7, lr}
     69c:	b091      	sub	sp, #68	; 0x44
     69e:	0005      	movs	r5, r0
     6a0:	000c      	movs	r4, r1
     6a2:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
     6a4:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     6a6:	0008      	movs	r0, r1
     6a8:	4bba      	ldr	r3, [pc, #744]	; (994 <usart_init+0x304>)
     6aa:	4798      	blx	r3
     6ac:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6ae:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
     6b0:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
     6b2:	07db      	lsls	r3, r3, #31
     6b4:	d506      	bpl.n	6c4 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
     6b6:	b011      	add	sp, #68	; 0x44
     6b8:	bc3c      	pop	{r2, r3, r4, r5}
     6ba:	4690      	mov	r8, r2
     6bc:	4699      	mov	r9, r3
     6be:	46a2      	mov	sl, r4
     6c0:	46ab      	mov	fp, r5
     6c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c4:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
     6c6:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
     6c8:	079b      	lsls	r3, r3, #30
     6ca:	d4f4      	bmi.n	6b6 <usart_init+0x26>
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     6cc:	49b2      	ldr	r1, [pc, #712]	; (998 <usart_init+0x308>)
     6ce:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     6d0:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     6d2:	2301      	movs	r3, #1
     6d4:	40bb      	lsls	r3, r7
     6d6:	4303      	orrs	r3, r0
     6d8:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     6da:	a90f      	add	r1, sp, #60	; 0x3c
     6dc:	272d      	movs	r7, #45	; 0x2d
     6de:	5df3      	ldrb	r3, [r6, r7]
     6e0:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     6e2:	3214      	adds	r2, #20
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     6e4:	b2d3      	uxtb	r3, r2
     6e6:	9302      	str	r3, [sp, #8]
     6e8:	0018      	movs	r0, r3
     6ea:	4bac      	ldr	r3, [pc, #688]	; (99c <usart_init+0x30c>)
     6ec:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     6ee:	9802      	ldr	r0, [sp, #8]
     6f0:	4bab      	ldr	r3, [pc, #684]	; (9a0 <usart_init+0x310>)
     6f2:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     6f4:	5df0      	ldrb	r0, [r6, r7]
     6f6:	2100      	movs	r1, #0
     6f8:	4baa      	ldr	r3, [pc, #680]	; (9a4 <usart_init+0x314>)
     6fa:	4798      	blx	r3
	module->character_size = config->character_size;
     6fc:	7af3      	ldrb	r3, [r6, #11]
     6fe:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
     700:	2324      	movs	r3, #36	; 0x24
     702:	5cf3      	ldrb	r3, [r6, r3]
     704:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
     706:	2325      	movs	r3, #37	; 0x25
     708:	5cf3      	ldrb	r3, [r6, r3]
     70a:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
     70c:	7ef3      	ldrb	r3, [r6, #27]
     70e:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
     710:	7f33      	ldrb	r3, [r6, #28]
     712:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
     714:	682b      	ldr	r3, [r5, #0]
     716:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     718:	0018      	movs	r0, r3
     71a:	4b9e      	ldr	r3, [pc, #632]	; (994 <usart_init+0x304>)
     71c:	4798      	blx	r3
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     71e:	3014      	adds	r0, #20
	uint16_t baud  = 0;
     720:	2200      	movs	r2, #0
     722:	230e      	movs	r3, #14
     724:	a906      	add	r1, sp, #24
     726:	468c      	mov	ip, r1
     728:	4463      	add	r3, ip
     72a:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
     72c:	8a32      	ldrh	r2, [r6, #16]
     72e:	9202      	str	r2, [sp, #8]
     730:	2380      	movs	r3, #128	; 0x80
     732:	01db      	lsls	r3, r3, #7
     734:	429a      	cmp	r2, r3
     736:	d100      	bne.n	73a <usart_init+0xaa>
     738:	e09a      	b.n	870 <usart_init+0x1e0>
     73a:	d90f      	bls.n	75c <usart_init+0xcc>
     73c:	23c0      	movs	r3, #192	; 0xc0
     73e:	01db      	lsls	r3, r3, #7
     740:	9a02      	ldr	r2, [sp, #8]
     742:	429a      	cmp	r2, r3
     744:	d100      	bne.n	748 <usart_init+0xb8>
     746:	e08e      	b.n	866 <usart_init+0x1d6>
     748:	2380      	movs	r3, #128	; 0x80
     74a:	021b      	lsls	r3, r3, #8
     74c:	429a      	cmp	r2, r3
     74e:	d000      	beq.n	752 <usart_init+0xc2>
     750:	e11b      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
     752:	2303      	movs	r3, #3
     754:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     756:	2300      	movs	r3, #0
     758:	9307      	str	r3, [sp, #28]
     75a:	e008      	b.n	76e <usart_init+0xde>
	switch (config->sample_rate) {
     75c:	2380      	movs	r3, #128	; 0x80
     75e:	019b      	lsls	r3, r3, #6
     760:	429a      	cmp	r2, r3
     762:	d000      	beq.n	766 <usart_init+0xd6>
     764:	e111      	b.n	98a <usart_init+0x2fa>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     766:	2310      	movs	r3, #16
     768:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     76a:	3b0f      	subs	r3, #15
     76c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
     76e:	6833      	ldr	r3, [r6, #0]
     770:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     772:	68f3      	ldr	r3, [r6, #12]
     774:	469b      	mov	fp, r3
		config->sample_adjustment |
     776:	6973      	ldr	r3, [r6, #20]
     778:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     77a:	7e33      	ldrb	r3, [r6, #24]
     77c:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     77e:	2326      	movs	r3, #38	; 0x26
     780:	5cf3      	ldrb	r3, [r6, r3]
     782:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     784:	6873      	ldr	r3, [r6, #4]
     786:	4699      	mov	r9, r3
	switch (transfer_mode)
     788:	2b00      	cmp	r3, #0
     78a:	d100      	bne.n	78e <usart_init+0xfe>
     78c:	e09c      	b.n	8c8 <usart_init+0x238>
     78e:	2380      	movs	r3, #128	; 0x80
     790:	055b      	lsls	r3, r3, #21
     792:	4599      	cmp	r9, r3
     794:	d100      	bne.n	798 <usart_init+0x108>
     796:	e080      	b.n	89a <usart_init+0x20a>
	if(config->encoding_format_enable) {
     798:	7e73      	ldrb	r3, [r6, #25]
     79a:	2b00      	cmp	r3, #0
     79c:	d002      	beq.n	7a4 <usart_init+0x114>
		usart_hw->RXPL.reg = config->receive_pulse_length;
     79e:	7eb3      	ldrb	r3, [r6, #26]
     7a0:	4642      	mov	r2, r8
     7a2:	7393      	strb	r3, [r2, #14]
	usart_hw->BAUD.reg = baud;
     7a4:	230e      	movs	r3, #14
     7a6:	aa06      	add	r2, sp, #24
     7a8:	4694      	mov	ip, r2
     7aa:	4463      	add	r3, ip
     7ac:	881b      	ldrh	r3, [r3, #0]
     7ae:	4642      	mov	r2, r8
     7b0:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
     7b2:	9b05      	ldr	r3, [sp, #20]
     7b4:	465a      	mov	r2, fp
     7b6:	4313      	orrs	r3, r2
     7b8:	9a03      	ldr	r2, [sp, #12]
     7ba:	4313      	orrs	r3, r2
     7bc:	464a      	mov	r2, r9
     7be:	4313      	orrs	r3, r2
     7c0:	9f02      	ldr	r7, [sp, #8]
     7c2:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     7c4:	9b04      	ldr	r3, [sp, #16]
     7c6:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
     7c8:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     7ca:	4653      	mov	r3, sl
     7cc:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
     7ce:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
     7d0:	2327      	movs	r3, #39	; 0x27
     7d2:	5cf3      	ldrb	r3, [r6, r3]
     7d4:	2b00      	cmp	r3, #0
     7d6:	d101      	bne.n	7dc <usart_init+0x14c>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
     7d8:	3304      	adds	r3, #4
     7da:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7dc:	7e73      	ldrb	r3, [r6, #25]
     7de:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7e0:	7f32      	ldrb	r2, [r6, #28]
     7e2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
     7e4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7e6:	7f72      	ldrb	r2, [r6, #29]
     7e8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
     7ea:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7ec:	2224      	movs	r2, #36	; 0x24
     7ee:	5cb2      	ldrb	r2, [r6, r2]
     7f0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
     7f2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
     7f4:	2225      	movs	r2, #37	; 0x25
     7f6:	5cb2      	ldrb	r2, [r6, r2]
     7f8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
     7fa:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
     7fc:	7ab1      	ldrb	r1, [r6, #10]
     7fe:	7af2      	ldrb	r2, [r6, #11]
     800:	4311      	orrs	r1, r2
     802:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
     804:	8933      	ldrh	r3, [r6, #8]
     806:	2bff      	cmp	r3, #255	; 0xff
     808:	d100      	bne.n	80c <usart_init+0x17c>
     80a:	e081      	b.n	910 <usart_init+0x280>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
     80c:	2280      	movs	r2, #128	; 0x80
     80e:	0452      	lsls	r2, r2, #17
     810:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
     812:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
     814:	232c      	movs	r3, #44	; 0x2c
     816:	5cf3      	ldrb	r3, [r6, r3]
     818:	2b00      	cmp	r3, #0
     81a:	d103      	bne.n	824 <usart_init+0x194>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     81c:	4b62      	ldr	r3, [pc, #392]	; (9a8 <usart_init+0x318>)
     81e:	789b      	ldrb	r3, [r3, #2]
     820:	079b      	lsls	r3, r3, #30
     822:	d501      	bpl.n	828 <usart_init+0x198>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
     824:	2380      	movs	r3, #128	; 0x80
     826:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
     828:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
     82a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
     82c:	2b00      	cmp	r3, #0
     82e:	d1fc      	bne.n	82a <usart_init+0x19a>
	usart_hw->CTRLB.reg = ctrlb;
     830:	4643      	mov	r3, r8
     832:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
     834:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     836:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
     838:	2b00      	cmp	r3, #0
     83a:	d1fc      	bne.n	836 <usart_init+0x1a6>
	usart_hw->CTRLA.reg = ctrla;
     83c:	4643      	mov	r3, r8
     83e:	601f      	str	r7, [r3, #0]
     840:	ab0e      	add	r3, sp, #56	; 0x38
     842:	2280      	movs	r2, #128	; 0x80
     844:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     846:	2200      	movs	r2, #0
     848:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     84a:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
     84c:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
     84e:	6b33      	ldr	r3, [r6, #48]	; 0x30
     850:	930a      	str	r3, [sp, #40]	; 0x28
     852:	6b73      	ldr	r3, [r6, #52]	; 0x34
     854:	930b      	str	r3, [sp, #44]	; 0x2c
     856:	6bb3      	ldr	r3, [r6, #56]	; 0x38
     858:	930c      	str	r3, [sp, #48]	; 0x30
     85a:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
     85c:	9302      	str	r3, [sp, #8]
     85e:	930d      	str	r3, [sp, #52]	; 0x34
     860:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
     862:	ae0a      	add	r6, sp, #40	; 0x28
     864:	e063      	b.n	92e <usart_init+0x29e>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     866:	2308      	movs	r3, #8
     868:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
     86a:	3b07      	subs	r3, #7
     86c:	9307      	str	r3, [sp, #28]
     86e:	e77e      	b.n	76e <usart_init+0xde>
	ctrla = (uint32_t)config->data_order |
     870:	6833      	ldr	r3, [r6, #0]
     872:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
     874:	68f3      	ldr	r3, [r6, #12]
     876:	469b      	mov	fp, r3
		config->sample_adjustment |
     878:	6973      	ldr	r3, [r6, #20]
     87a:	9303      	str	r3, [sp, #12]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
     87c:	7e33      	ldrb	r3, [r6, #24]
     87e:	9304      	str	r3, [sp, #16]
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
     880:	2326      	movs	r3, #38	; 0x26
     882:	5cf3      	ldrb	r3, [r6, r3]
     884:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
     886:	6873      	ldr	r3, [r6, #4]
     888:	4699      	mov	r9, r3
	switch (transfer_mode)
     88a:	2b00      	cmp	r3, #0
     88c:	d018      	beq.n	8c0 <usart_init+0x230>
     88e:	2380      	movs	r3, #128	; 0x80
     890:	055b      	lsls	r3, r3, #21
     892:	4599      	cmp	r9, r3
     894:	d001      	beq.n	89a <usart_init+0x20a>
	enum status_code status_code = STATUS_OK;
     896:	2000      	movs	r0, #0
     898:	e025      	b.n	8e6 <usart_init+0x256>
			if (!config->use_external_clock) {
     89a:	2327      	movs	r3, #39	; 0x27
     89c:	5cf3      	ldrb	r3, [r6, r3]
     89e:	2b00      	cmp	r3, #0
     8a0:	d000      	beq.n	8a4 <usart_init+0x214>
     8a2:	e779      	b.n	798 <usart_init+0x108>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
     8a4:	6a33      	ldr	r3, [r6, #32]
     8a6:	001f      	movs	r7, r3
     8a8:	b2c0      	uxtb	r0, r0
     8aa:	4b40      	ldr	r3, [pc, #256]	; (9ac <usart_init+0x31c>)
     8ac:	4798      	blx	r3
     8ae:	0001      	movs	r1, r0
     8b0:	220e      	movs	r2, #14
     8b2:	ab06      	add	r3, sp, #24
     8b4:	469c      	mov	ip, r3
     8b6:	4462      	add	r2, ip
     8b8:	0038      	movs	r0, r7
     8ba:	4b3d      	ldr	r3, [pc, #244]	; (9b0 <usart_init+0x320>)
     8bc:	4798      	blx	r3
     8be:	e012      	b.n	8e6 <usart_init+0x256>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
     8c0:	2308      	movs	r3, #8
     8c2:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     8c4:	2300      	movs	r3, #0
     8c6:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
     8c8:	2327      	movs	r3, #39	; 0x27
     8ca:	5cf3      	ldrb	r3, [r6, r3]
     8cc:	2b00      	cmp	r3, #0
     8ce:	d00e      	beq.n	8ee <usart_init+0x25e>
				status_code =
     8d0:	9b06      	ldr	r3, [sp, #24]
     8d2:	9300      	str	r3, [sp, #0]
     8d4:	9b07      	ldr	r3, [sp, #28]
     8d6:	220e      	movs	r2, #14
     8d8:	a906      	add	r1, sp, #24
     8da:	468c      	mov	ip, r1
     8dc:	4462      	add	r2, ip
     8de:	6ab1      	ldr	r1, [r6, #40]	; 0x28
     8e0:	6a30      	ldr	r0, [r6, #32]
     8e2:	4f34      	ldr	r7, [pc, #208]	; (9b4 <usart_init+0x324>)
     8e4:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
     8e6:	2800      	cmp	r0, #0
     8e8:	d000      	beq.n	8ec <usart_init+0x25c>
     8ea:	e6e4      	b.n	6b6 <usart_init+0x26>
     8ec:	e754      	b.n	798 <usart_init+0x108>
						_sercom_get_async_baud_val(config->baudrate,
     8ee:	6a33      	ldr	r3, [r6, #32]
     8f0:	001f      	movs	r7, r3
     8f2:	b2c0      	uxtb	r0, r0
     8f4:	4b2d      	ldr	r3, [pc, #180]	; (9ac <usart_init+0x31c>)
     8f6:	4798      	blx	r3
     8f8:	0001      	movs	r1, r0
				status_code =
     8fa:	9b06      	ldr	r3, [sp, #24]
     8fc:	9300      	str	r3, [sp, #0]
     8fe:	9b07      	ldr	r3, [sp, #28]
     900:	220e      	movs	r2, #14
     902:	a806      	add	r0, sp, #24
     904:	4684      	mov	ip, r0
     906:	4462      	add	r2, ip
     908:	0038      	movs	r0, r7
     90a:	4f2a      	ldr	r7, [pc, #168]	; (9b4 <usart_init+0x324>)
     90c:	47b8      	blx	r7
     90e:	e7ea      	b.n	8e6 <usart_init+0x256>
		if(config->lin_slave_enable) {
     910:	7ef3      	ldrb	r3, [r6, #27]
     912:	2b00      	cmp	r3, #0
     914:	d100      	bne.n	918 <usart_init+0x288>
     916:	e77d      	b.n	814 <usart_init+0x184>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
     918:	2380      	movs	r3, #128	; 0x80
     91a:	04db      	lsls	r3, r3, #19
     91c:	431f      	orrs	r7, r3
     91e:	e779      	b.n	814 <usart_init+0x184>
			current_pinmux = _sercom_get_default_pad(hw, pad);
     920:	0020      	movs	r0, r4
     922:	4b25      	ldr	r3, [pc, #148]	; (9b8 <usart_init+0x328>)
     924:	4798      	blx	r3
     926:	e007      	b.n	938 <usart_init+0x2a8>
     928:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
     92a:	2f04      	cmp	r7, #4
     92c:	d00d      	beq.n	94a <usart_init+0x2ba>
     92e:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
     930:	00bb      	lsls	r3, r7, #2
     932:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
     934:	2800      	cmp	r0, #0
     936:	d0f3      	beq.n	920 <usart_init+0x290>
		if (current_pinmux != PINMUX_UNUSED) {
     938:	1c43      	adds	r3, r0, #1
     93a:	d0f5      	beq.n	928 <usart_init+0x298>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
     93c:	a90e      	add	r1, sp, #56	; 0x38
     93e:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
     940:	0c00      	lsrs	r0, r0, #16
     942:	b2c0      	uxtb	r0, r0
     944:	4b1d      	ldr	r3, [pc, #116]	; (9bc <usart_init+0x32c>)
     946:	4798      	blx	r3
     948:	e7ee      	b.n	928 <usart_init+0x298>
		module->callback[i]            = NULL;
     94a:	2300      	movs	r3, #0
     94c:	60eb      	str	r3, [r5, #12]
     94e:	612b      	str	r3, [r5, #16]
     950:	616b      	str	r3, [r5, #20]
     952:	61ab      	str	r3, [r5, #24]
     954:	61eb      	str	r3, [r5, #28]
     956:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
     958:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
     95a:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
     95c:	2200      	movs	r2, #0
     95e:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
     960:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
     962:	3330      	adds	r3, #48	; 0x30
     964:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
     966:	3301      	adds	r3, #1
     968:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
     96a:	3301      	adds	r3, #1
     96c:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
     96e:	3301      	adds	r3, #1
     970:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     972:	6828      	ldr	r0, [r5, #0]
     974:	4b07      	ldr	r3, [pc, #28]	; (994 <usart_init+0x304>)
     976:	4798      	blx	r3
     978:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
     97a:	4911      	ldr	r1, [pc, #68]	; (9c0 <usart_init+0x330>)
     97c:	4b11      	ldr	r3, [pc, #68]	; (9c4 <usart_init+0x334>)
     97e:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     980:	00a4      	lsls	r4, r4, #2
     982:	4b11      	ldr	r3, [pc, #68]	; (9c8 <usart_init+0x338>)
     984:	50e5      	str	r5, [r4, r3]
	return status_code;
     986:	2000      	movs	r0, #0
     988:	e695      	b.n	6b6 <usart_init+0x26>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
     98a:	2310      	movs	r3, #16
     98c:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
     98e:	2300      	movs	r3, #0
     990:	9307      	str	r3, [sp, #28]
     992:	e6ec      	b.n	76e <usart_init+0xde>
     994:	00000589 	.word	0x00000589
     998:	40000400 	.word	0x40000400
     99c:	000012f1 	.word	0x000012f1
     9a0:	00001265 	.word	0x00001265
     9a4:	000003c5 	.word	0x000003c5
     9a8:	41002000 	.word	0x41002000
     9ac:	0000130d 	.word	0x0000130d
     9b0:	00000307 	.word	0x00000307
     9b4:	00000331 	.word	0x00000331
     9b8:	00000411 	.word	0x00000411
     9bc:	000013e9 	.word	0x000013e9
     9c0:	00000b19 	.word	0x00000b19
     9c4:	000005c5 	.word	0x000005c5
     9c8:	200000d8 	.word	0x200000d8

000009cc <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
     9cc:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
     9ce:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
     9d0:	2a00      	cmp	r2, #0
     9d2:	d101      	bne.n	9d8 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
     9d4:	0018      	movs	r0, r3
     9d6:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
     9d8:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
     9da:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     9dc:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
     9de:	2a00      	cmp	r2, #0
     9e0:	d1f8      	bne.n	9d4 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     9e2:	6802      	ldr	r2, [r0, #0]
	usart_hw->DATA.reg = tx_data;
     9e4:	8511      	strh	r1, [r2, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
     9e6:	2102      	movs	r1, #2
     9e8:	7e13      	ldrb	r3, [r2, #24]
     9ea:	420b      	tst	r3, r1
     9ec:	d0fc      	beq.n	9e8 <usart_write_wait+0x1c>
	return STATUS_OK;
     9ee:	2300      	movs	r3, #0
     9f0:	e7f0      	b.n	9d4 <usart_write_wait+0x8>

000009f2 <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
     9f2:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
     9f4:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
     9f6:	2a00      	cmp	r2, #0
     9f8:	d101      	bne.n	9fe <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
     9fa:	0018      	movs	r0, r3
     9fc:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
     9fe:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
     a00:	b292      	uxth	r2, r2
		return STATUS_BUSY;
     a02:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
     a04:	2a00      	cmp	r2, #0
     a06:	d1f8      	bne.n	9fa <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a08:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
     a0a:	7e10      	ldrb	r0, [r2, #24]
     a0c:	0740      	lsls	r0, r0, #29
     a0e:	d5f4      	bpl.n	9fa <usart_read_wait+0x8>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     a10:	8b53      	ldrh	r3, [r2, #26]
     a12:	b2db      	uxtb	r3, r3
	if (error_code) {
     a14:	0698      	lsls	r0, r3, #26
     a16:	d01d      	beq.n	a54 <usart_read_wait+0x62>
		if (error_code & SERCOM_USART_STATUS_FERR) {
     a18:	0798      	lsls	r0, r3, #30
     a1a:	d503      	bpl.n	a24 <usart_read_wait+0x32>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     a1c:	2302      	movs	r3, #2
     a1e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
     a20:	3318      	adds	r3, #24
     a22:	e7ea      	b.n	9fa <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     a24:	0758      	lsls	r0, r3, #29
     a26:	d503      	bpl.n	a30 <usart_read_wait+0x3e>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     a28:	2304      	movs	r3, #4
     a2a:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
     a2c:	331a      	adds	r3, #26
     a2e:	e7e4      	b.n	9fa <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
     a30:	07d8      	lsls	r0, r3, #31
     a32:	d503      	bpl.n	a3c <usart_read_wait+0x4a>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     a34:	2301      	movs	r3, #1
     a36:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
     a38:	3312      	adds	r3, #18
     a3a:	e7de      	b.n	9fa <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
     a3c:	06d8      	lsls	r0, r3, #27
     a3e:	d503      	bpl.n	a48 <usart_read_wait+0x56>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     a40:	2310      	movs	r3, #16
     a42:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
     a44:	3332      	adds	r3, #50	; 0x32
     a46:	e7d8      	b.n	9fa <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
     a48:	069b      	lsls	r3, r3, #26
     a4a:	d503      	bpl.n	a54 <usart_read_wait+0x62>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     a4c:	2320      	movs	r3, #32
     a4e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
     a50:	3321      	adds	r3, #33	; 0x21
     a52:	e7d2      	b.n	9fa <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
     a54:	8d13      	ldrh	r3, [r2, #40]	; 0x28
     a56:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
     a58:	2300      	movs	r3, #0
     a5a:	e7ce      	b.n	9fa <usart_read_wait+0x8>

00000a5c <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
     a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
     a5e:	46ce      	mov	lr, r9
     a60:	4647      	mov	r7, r8
     a62:	b580      	push	{r7, lr}
     a64:	b083      	sub	sp, #12
     a66:	0005      	movs	r5, r0
     a68:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
     a6a:	2017      	movs	r0, #23
	if (length == 0) {
     a6c:	2a00      	cmp	r2, #0
     a6e:	d104      	bne.n	a7a <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
     a70:	b003      	add	sp, #12
     a72:	bc0c      	pop	{r2, r3}
     a74:	4690      	mov	r8, r2
     a76:	4699      	mov	r9, r3
     a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
     a7a:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
     a7c:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
     a7e:	2b00      	cmp	r3, #0
     a80:	d0f6      	beq.n	a70 <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
     a82:	682c      	ldr	r4, [r5, #0]
	while (length--) {
     a84:	3a01      	subs	r2, #1
     a86:	b293      	uxth	r3, r2
     a88:	4699      	mov	r9, r3
     a8a:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     a8c:	2701      	movs	r7, #1
	while (length--) {
     a8e:	4b20      	ldr	r3, [pc, #128]	; (b10 <usart_write_buffer_wait+0xb4>)
     a90:	4698      	mov	r8, r3
     a92:	e011      	b.n	ab8 <usart_write_buffer_wait+0x5c>
		uint16_t data_to_send = tx_data[tx_pos++];
     a94:	1c73      	adds	r3, r6, #1
     a96:	b29b      	uxth	r3, r3
     a98:	9a01      	ldr	r2, [sp, #4]
     a9a:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     a9c:	796a      	ldrb	r2, [r5, #5]
     a9e:	2a01      	cmp	r2, #1
     aa0:	d017      	beq.n	ad2 <usart_write_buffer_wait+0x76>
		uint16_t data_to_send = tx_data[tx_pos++];
     aa2:	b289      	uxth	r1, r1
     aa4:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
     aa6:	0028      	movs	r0, r5
     aa8:	4b1a      	ldr	r3, [pc, #104]	; (b14 <usart_write_buffer_wait+0xb8>)
     aaa:	4798      	blx	r3
	while (length--) {
     aac:	464b      	mov	r3, r9
     aae:	3b01      	subs	r3, #1
     ab0:	b29b      	uxth	r3, r3
     ab2:	4699      	mov	r9, r3
     ab4:	4543      	cmp	r3, r8
     ab6:	d013      	beq.n	ae0 <usart_write_buffer_wait+0x84>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
     ab8:	7e23      	ldrb	r3, [r4, #24]
     aba:	423b      	tst	r3, r7
     abc:	d1ea      	bne.n	a94 <usart_write_buffer_wait+0x38>
     abe:	4b14      	ldr	r3, [pc, #80]	; (b10 <usart_write_buffer_wait+0xb4>)
     ac0:	7e22      	ldrb	r2, [r4, #24]
     ac2:	423a      	tst	r2, r7
     ac4:	d1e6      	bne.n	a94 <usart_write_buffer_wait+0x38>
			} else if (i == USART_TIMEOUT) {
     ac6:	2b01      	cmp	r3, #1
     ac8:	d019      	beq.n	afe <usart_write_buffer_wait+0xa2>
     aca:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     acc:	2b00      	cmp	r3, #0
     ace:	d1f7      	bne.n	ac0 <usart_write_buffer_wait+0x64>
     ad0:	e7e0      	b.n	a94 <usart_write_buffer_wait+0x38>
			data_to_send |= (tx_data[tx_pos++] << 8);
     ad2:	3602      	adds	r6, #2
     ad4:	b2b6      	uxth	r6, r6
     ad6:	9a01      	ldr	r2, [sp, #4]
     ad8:	5cd3      	ldrb	r3, [r2, r3]
     ada:	021b      	lsls	r3, r3, #8
     adc:	4319      	orrs	r1, r3
     ade:	e7e2      	b.n	aa6 <usart_write_buffer_wait+0x4a>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
     ae0:	7e23      	ldrb	r3, [r4, #24]
     ae2:	079b      	lsls	r3, r3, #30
     ae4:	d40d      	bmi.n	b02 <usart_write_buffer_wait+0xa6>
     ae6:	4b0a      	ldr	r3, [pc, #40]	; (b10 <usart_write_buffer_wait+0xb4>)
     ae8:	2102      	movs	r1, #2
     aea:	7e22      	ldrb	r2, [r4, #24]
     aec:	420a      	tst	r2, r1
     aee:	d10a      	bne.n	b06 <usart_write_buffer_wait+0xaa>
		} else if (i == USART_TIMEOUT) {
     af0:	2b01      	cmp	r3, #1
     af2:	d00a      	beq.n	b0a <usart_write_buffer_wait+0xae>
     af4:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
     af6:	2b00      	cmp	r3, #0
     af8:	d1f7      	bne.n	aea <usart_write_buffer_wait+0x8e>
	return STATUS_OK;
     afa:	2000      	movs	r0, #0
     afc:	e7b8      	b.n	a70 <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
     afe:	2012      	movs	r0, #18
     b00:	e7b6      	b.n	a70 <usart_write_buffer_wait+0x14>
	return STATUS_OK;
     b02:	2000      	movs	r0, #0
     b04:	e7b4      	b.n	a70 <usart_write_buffer_wait+0x14>
     b06:	2000      	movs	r0, #0
     b08:	e7b2      	b.n	a70 <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
     b0a:	2012      	movs	r0, #18
     b0c:	e7b0      	b.n	a70 <usart_write_buffer_wait+0x14>
     b0e:	46c0      	nop			; (mov r8, r8)
     b10:	0000ffff 	.word	0x0000ffff
     b14:	000009cd 	.word	0x000009cd

00000b18 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
     b18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
     b1a:	0080      	lsls	r0, r0, #2
     b1c:	4b62      	ldr	r3, [pc, #392]	; (ca8 <_usart_interrupt_handler+0x190>)
     b1e:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
     b20:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
     b22:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
     b24:	2b00      	cmp	r3, #0
     b26:	d1fc      	bne.n	b22 <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
     b28:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
     b2a:	7da6      	ldrb	r6, [r4, #22]
     b2c:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
     b2e:	2330      	movs	r3, #48	; 0x30
     b30:	5ceb      	ldrb	r3, [r5, r3]
     b32:	2231      	movs	r2, #49	; 0x31
     b34:	5caf      	ldrb	r7, [r5, r2]
     b36:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
     b38:	07f3      	lsls	r3, r6, #31
     b3a:	d522      	bpl.n	b82 <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
     b3c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b3e:	b29b      	uxth	r3, r3
     b40:	2b00      	cmp	r3, #0
     b42:	d01c      	beq.n	b7e <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     b44:	6aaa      	ldr	r2, [r5, #40]	; 0x28
     b46:	7813      	ldrb	r3, [r2, #0]
     b48:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
     b4a:	1c51      	adds	r1, r2, #1
     b4c:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     b4e:	7969      	ldrb	r1, [r5, #5]
     b50:	2901      	cmp	r1, #1
     b52:	d00e      	beq.n	b72 <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
     b54:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
     b56:	05db      	lsls	r3, r3, #23
     b58:	0ddb      	lsrs	r3, r3, #23
     b5a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
     b5c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
     b5e:	3b01      	subs	r3, #1
     b60:	b29b      	uxth	r3, r3
     b62:	85eb      	strh	r3, [r5, #46]	; 0x2e
     b64:	2b00      	cmp	r3, #0
     b66:	d10c      	bne.n	b82 <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b68:	3301      	adds	r3, #1
     b6a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
     b6c:	3301      	adds	r3, #1
     b6e:	75a3      	strb	r3, [r4, #22]
     b70:	e007      	b.n	b82 <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
     b72:	7851      	ldrb	r1, [r2, #1]
     b74:	0209      	lsls	r1, r1, #8
     b76:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
     b78:	3202      	adds	r2, #2
     b7a:	62aa      	str	r2, [r5, #40]	; 0x28
     b7c:	e7eb      	b.n	b56 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
     b7e:	2301      	movs	r3, #1
     b80:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
     b82:	07b3      	lsls	r3, r6, #30
     b84:	d506      	bpl.n	b94 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
     b86:	2302      	movs	r3, #2
     b88:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
     b8a:	2200      	movs	r2, #0
     b8c:	3331      	adds	r3, #49	; 0x31
     b8e:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
     b90:	07fb      	lsls	r3, r7, #31
     b92:	d41a      	bmi.n	bca <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
     b94:	0773      	lsls	r3, r6, #29
     b96:	d565      	bpl.n	c64 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
     b98:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     b9a:	b29b      	uxth	r3, r3
     b9c:	2b00      	cmp	r3, #0
     b9e:	d05f      	beq.n	c60 <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     ba0:	8b63      	ldrh	r3, [r4, #26]
     ba2:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
     ba4:	071a      	lsls	r2, r3, #28
     ba6:	d414      	bmi.n	bd2 <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
     ba8:	223f      	movs	r2, #63	; 0x3f
     baa:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
     bac:	2b00      	cmp	r3, #0
     bae:	d034      	beq.n	c1a <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
     bb0:	079a      	lsls	r2, r3, #30
     bb2:	d511      	bpl.n	bd8 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
     bb4:	221a      	movs	r2, #26
     bb6:	2332      	movs	r3, #50	; 0x32
     bb8:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
     bba:	3b30      	subs	r3, #48	; 0x30
     bbc:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
     bbe:	077b      	lsls	r3, r7, #29
     bc0:	d550      	bpl.n	c64 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
     bc2:	0028      	movs	r0, r5
     bc4:	696b      	ldr	r3, [r5, #20]
     bc6:	4798      	blx	r3
     bc8:	e04c      	b.n	c64 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
     bca:	0028      	movs	r0, r5
     bcc:	68eb      	ldr	r3, [r5, #12]
     bce:	4798      	blx	r3
     bd0:	e7e0      	b.n	b94 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
     bd2:	2237      	movs	r2, #55	; 0x37
     bd4:	4013      	ands	r3, r2
     bd6:	e7e9      	b.n	bac <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
     bd8:	075a      	lsls	r2, r3, #29
     bda:	d505      	bpl.n	be8 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
     bdc:	221e      	movs	r2, #30
     bde:	2332      	movs	r3, #50	; 0x32
     be0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
     be2:	3b2e      	subs	r3, #46	; 0x2e
     be4:	8363      	strh	r3, [r4, #26]
     be6:	e7ea      	b.n	bbe <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
     be8:	07da      	lsls	r2, r3, #31
     bea:	d505      	bpl.n	bf8 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
     bec:	2213      	movs	r2, #19
     bee:	2332      	movs	r3, #50	; 0x32
     bf0:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
     bf2:	3b31      	subs	r3, #49	; 0x31
     bf4:	8363      	strh	r3, [r4, #26]
     bf6:	e7e2      	b.n	bbe <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
     bf8:	06da      	lsls	r2, r3, #27
     bfa:	d505      	bpl.n	c08 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
     bfc:	2242      	movs	r2, #66	; 0x42
     bfe:	2332      	movs	r3, #50	; 0x32
     c00:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
     c02:	3b22      	subs	r3, #34	; 0x22
     c04:	8363      	strh	r3, [r4, #26]
     c06:	e7da      	b.n	bbe <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
     c08:	2220      	movs	r2, #32
     c0a:	421a      	tst	r2, r3
     c0c:	d0d7      	beq.n	bbe <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
     c0e:	3221      	adds	r2, #33	; 0x21
     c10:	2332      	movs	r3, #50	; 0x32
     c12:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
     c14:	3b12      	subs	r3, #18
     c16:	8363      	strh	r3, [r4, #26]
     c18:	e7d1      	b.n	bbe <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
     c1a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
     c1c:	05db      	lsls	r3, r3, #23
     c1e:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
     c20:	b2da      	uxtb	r2, r3
     c22:	6a69      	ldr	r1, [r5, #36]	; 0x24
     c24:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
     c26:	6a6a      	ldr	r2, [r5, #36]	; 0x24
     c28:	1c51      	adds	r1, r2, #1
     c2a:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
     c2c:	7969      	ldrb	r1, [r5, #5]
     c2e:	2901      	cmp	r1, #1
     c30:	d010      	beq.n	c54 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
     c32:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
     c34:	3b01      	subs	r3, #1
     c36:	b29b      	uxth	r3, r3
     c38:	85ab      	strh	r3, [r5, #44]	; 0x2c
     c3a:	2b00      	cmp	r3, #0
     c3c:	d112      	bne.n	c64 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c3e:	3304      	adds	r3, #4
     c40:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
     c42:	2200      	movs	r2, #0
     c44:	332e      	adds	r3, #46	; 0x2e
     c46:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
     c48:	07bb      	lsls	r3, r7, #30
     c4a:	d50b      	bpl.n	c64 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
     c4c:	0028      	movs	r0, r5
     c4e:	692b      	ldr	r3, [r5, #16]
     c50:	4798      	blx	r3
     c52:	e007      	b.n	c64 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
     c54:	0a1b      	lsrs	r3, r3, #8
     c56:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
     c58:	6a6b      	ldr	r3, [r5, #36]	; 0x24
     c5a:	3301      	adds	r3, #1
     c5c:	626b      	str	r3, [r5, #36]	; 0x24
     c5e:	e7e8      	b.n	c32 <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
     c60:	2304      	movs	r3, #4
     c62:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
     c64:	06f3      	lsls	r3, r6, #27
     c66:	d504      	bpl.n	c72 <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
     c68:	2310      	movs	r3, #16
     c6a:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
     c6c:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
     c6e:	06fb      	lsls	r3, r7, #27
     c70:	d40e      	bmi.n	c90 <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
     c72:	06b3      	lsls	r3, r6, #26
     c74:	d504      	bpl.n	c80 <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
     c76:	2320      	movs	r3, #32
     c78:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
     c7a:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
     c7c:	073b      	lsls	r3, r7, #28
     c7e:	d40b      	bmi.n	c98 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
     c80:	0733      	lsls	r3, r6, #28
     c82:	d504      	bpl.n	c8e <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
     c84:	2308      	movs	r3, #8
     c86:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
     c88:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
     c8a:	06bb      	lsls	r3, r7, #26
     c8c:	d408      	bmi.n	ca0 <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
     c8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
     c90:	0028      	movs	r0, r5
     c92:	69eb      	ldr	r3, [r5, #28]
     c94:	4798      	blx	r3
     c96:	e7ec      	b.n	c72 <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
     c98:	0028      	movs	r0, r5
     c9a:	69ab      	ldr	r3, [r5, #24]
     c9c:	4798      	blx	r3
     c9e:	e7ef      	b.n	c80 <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
     ca0:	6a2b      	ldr	r3, [r5, #32]
     ca2:	0028      	movs	r0, r5
     ca4:	4798      	blx	r3
}
     ca6:	e7f2      	b.n	c8e <_usart_interrupt_handler+0x176>
     ca8:	200000d8 	.word	0x200000d8

00000cac <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
     cac:	b510      	push	{r4, lr}
	switch (clock_source) {
     cae:	2808      	cmp	r0, #8
     cb0:	d803      	bhi.n	cba <system_clock_source_get_hz+0xe>
     cb2:	0080      	lsls	r0, r0, #2
     cb4:	4b1c      	ldr	r3, [pc, #112]	; (d28 <system_clock_source_get_hz+0x7c>)
     cb6:	581b      	ldr	r3, [r3, r0]
     cb8:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
     cba:	2000      	movs	r0, #0
     cbc:	e032      	b.n	d24 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
     cbe:	4b1b      	ldr	r3, [pc, #108]	; (d2c <system_clock_source_get_hz+0x80>)
     cc0:	6918      	ldr	r0, [r3, #16]
     cc2:	e02f      	b.n	d24 <system_clock_source_get_hz+0x78>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
     cc4:	4b1a      	ldr	r3, [pc, #104]	; (d30 <system_clock_source_get_hz+0x84>)
     cc6:	6a1b      	ldr	r3, [r3, #32]
     cc8:	059b      	lsls	r3, r3, #22
     cca:	0f9b      	lsrs	r3, r3, #30
     ccc:	4819      	ldr	r0, [pc, #100]	; (d34 <system_clock_source_get_hz+0x88>)
     cce:	40d8      	lsrs	r0, r3
     cd0:	e028      	b.n	d24 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
     cd2:	4b16      	ldr	r3, [pc, #88]	; (d2c <system_clock_source_get_hz+0x80>)
     cd4:	6958      	ldr	r0, [r3, #20]
     cd6:	e025      	b.n	d24 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     cd8:	4b14      	ldr	r3, [pc, #80]	; (d2c <system_clock_source_get_hz+0x80>)
     cda:	681b      	ldr	r3, [r3, #0]
			return 0;
     cdc:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
     cde:	079b      	lsls	r3, r3, #30
     ce0:	d520      	bpl.n	d24 <system_clock_source_get_hz+0x78>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     ce2:	4913      	ldr	r1, [pc, #76]	; (d30 <system_clock_source_get_hz+0x84>)
     ce4:	2210      	movs	r2, #16
     ce6:	68cb      	ldr	r3, [r1, #12]
     ce8:	421a      	tst	r2, r3
     cea:	d0fc      	beq.n	ce6 <system_clock_source_get_hz+0x3a>
		switch(_system_clock_inst.dfll.control &
     cec:	4b0f      	ldr	r3, [pc, #60]	; (d2c <system_clock_source_get_hz+0x80>)
     cee:	681a      	ldr	r2, [r3, #0]
     cf0:	2324      	movs	r3, #36	; 0x24
     cf2:	4013      	ands	r3, r2
     cf4:	2b04      	cmp	r3, #4
     cf6:	d001      	beq.n	cfc <system_clock_source_get_hz+0x50>
			return 48000000UL;
     cf8:	480f      	ldr	r0, [pc, #60]	; (d38 <system_clock_source_get_hz+0x8c>)
     cfa:	e013      	b.n	d24 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     cfc:	2000      	movs	r0, #0
     cfe:	4b0f      	ldr	r3, [pc, #60]	; (d3c <system_clock_source_get_hz+0x90>)
     d00:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
     d02:	4b0a      	ldr	r3, [pc, #40]	; (d2c <system_clock_source_get_hz+0x80>)
     d04:	689b      	ldr	r3, [r3, #8]
     d06:	041b      	lsls	r3, r3, #16
     d08:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
     d0a:	4358      	muls	r0, r3
     d0c:	e00a      	b.n	d24 <system_clock_source_get_hz+0x78>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d0e:	2350      	movs	r3, #80	; 0x50
     d10:	4a07      	ldr	r2, [pc, #28]	; (d30 <system_clock_source_get_hz+0x84>)
     d12:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
     d14:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
     d16:	075b      	lsls	r3, r3, #29
     d18:	d504      	bpl.n	d24 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
     d1a:	4b04      	ldr	r3, [pc, #16]	; (d2c <system_clock_source_get_hz+0x80>)
     d1c:	68d8      	ldr	r0, [r3, #12]
     d1e:	e001      	b.n	d24 <system_clock_source_get_hz+0x78>
		return 32768UL;
     d20:	2080      	movs	r0, #128	; 0x80
     d22:	0200      	lsls	r0, r0, #8
	}
}
     d24:	bd10      	pop	{r4, pc}
     d26:	46c0      	nop			; (mov r8, r8)
     d28:	00002f20 	.word	0x00002f20
     d2c:	200000b4 	.word	0x200000b4
     d30:	40000800 	.word	0x40000800
     d34:	007a1200 	.word	0x007a1200
     d38:	02dc6c00 	.word	0x02dc6c00
     d3c:	0000130d 	.word	0x0000130d

00000d40 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
     d40:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
     d42:	490c      	ldr	r1, [pc, #48]	; (d74 <system_clock_source_osc8m_set_config+0x34>)
     d44:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
     d46:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
     d48:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
     d4a:	7840      	ldrb	r0, [r0, #1]
     d4c:	2201      	movs	r2, #1
     d4e:	4010      	ands	r0, r2
     d50:	0180      	lsls	r0, r0, #6
     d52:	2640      	movs	r6, #64	; 0x40
     d54:	43b3      	bics	r3, r6
     d56:	4303      	orrs	r3, r0
     d58:	402a      	ands	r2, r5
     d5a:	01d2      	lsls	r2, r2, #7
     d5c:	2080      	movs	r0, #128	; 0x80
     d5e:	4383      	bics	r3, r0
     d60:	4313      	orrs	r3, r2
     d62:	2203      	movs	r2, #3
     d64:	4022      	ands	r2, r4
     d66:	0212      	lsls	r2, r2, #8
     d68:	4803      	ldr	r0, [pc, #12]	; (d78 <system_clock_source_osc8m_set_config+0x38>)
     d6a:	4003      	ands	r3, r0
     d6c:	4313      	orrs	r3, r2
     d6e:	620b      	str	r3, [r1, #32]
}
     d70:	bd70      	pop	{r4, r5, r6, pc}
     d72:	46c0      	nop			; (mov r8, r8)
     d74:	40000800 	.word	0x40000800
     d78:	fffffcff 	.word	0xfffffcff

00000d7c <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
     d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
     d7e:	46de      	mov	lr, fp
     d80:	4657      	mov	r7, sl
     d82:	464e      	mov	r6, r9
     d84:	4645      	mov	r5, r8
     d86:	b5e0      	push	{r5, r6, r7, lr}
     d88:	0001      	movs	r1, r0
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
     d8a:	4b26      	ldr	r3, [pc, #152]	; (e24 <system_clock_source_xosc32k_set_config+0xa8>)
     d8c:	469b      	mov	fp, r3
     d8e:	8a9b      	ldrh	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
     d90:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
     d92:	7800      	ldrb	r0, [r0, #0]
     d94:	4242      	negs	r2, r0
     d96:	4142      	adcs	r2, r0
     d98:	4691      	mov	r9, r2
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
     d9a:	7888      	ldrb	r0, [r1, #2]
	temp.bit.EN1K = config->enable_1khz_output;
     d9c:	78ca      	ldrb	r2, [r1, #3]
     d9e:	4694      	mov	ip, r2
	temp.bit.EN32K = config->enable_32khz_output;
     da0:	790a      	ldrb	r2, [r1, #4]
     da2:	4690      	mov	r8, r2

	temp.bit.ONDEMAND = config->on_demand;
     da4:	7b4e      	ldrb	r6, [r1, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
     da6:	7b0f      	ldrb	r7, [r1, #12]
	temp.bit.WRTLOCK  = config->write_once;
     da8:	7b8c      	ldrb	r4, [r1, #14]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
     daa:	688a      	ldr	r2, [r1, #8]
     dac:	491e      	ldr	r1, [pc, #120]	; (e28 <system_clock_source_xosc32k_set_config+0xac>)
     dae:	614a      	str	r2, [r1, #20]

	SYSCTRL->XOSC32K = temp;
     db0:	2101      	movs	r1, #1
     db2:	464a      	mov	r2, r9
     db4:	0092      	lsls	r2, r2, #2
     db6:	4691      	mov	r9, r2
     db8:	2204      	movs	r2, #4
     dba:	4393      	bics	r3, r2
     dbc:	464a      	mov	r2, r9
     dbe:	4313      	orrs	r3, r2
     dc0:	4642      	mov	r2, r8
     dc2:	400a      	ands	r2, r1
     dc4:	00d2      	lsls	r2, r2, #3
     dc6:	4690      	mov	r8, r2
     dc8:	2208      	movs	r2, #8
     dca:	4393      	bics	r3, r2
     dcc:	4642      	mov	r2, r8
     dce:	4313      	orrs	r3, r2
     dd0:	4662      	mov	r2, ip
     dd2:	400a      	ands	r2, r1
     dd4:	0112      	lsls	r2, r2, #4
     dd6:	4694      	mov	ip, r2
     dd8:	2210      	movs	r2, #16
     dda:	4393      	bics	r3, r2
     ddc:	4662      	mov	r2, ip
     dde:	4313      	orrs	r3, r2
     de0:	4008      	ands	r0, r1
     de2:	0140      	lsls	r0, r0, #5
     de4:	2220      	movs	r2, #32
     de6:	4393      	bics	r3, r2
     de8:	4303      	orrs	r3, r0
     dea:	400f      	ands	r7, r1
     dec:	01bf      	lsls	r7, r7, #6
     dee:	2040      	movs	r0, #64	; 0x40
     df0:	4383      	bics	r3, r0
     df2:	433b      	orrs	r3, r7
     df4:	400e      	ands	r6, r1
     df6:	01f6      	lsls	r6, r6, #7
     df8:	3040      	adds	r0, #64	; 0x40
     dfa:	4383      	bics	r3, r0
     dfc:	4333      	orrs	r3, r6
     dfe:	3879      	subs	r0, #121	; 0x79
     e00:	4005      	ands	r5, r0
     e02:	022d      	lsls	r5, r5, #8
     e04:	4809      	ldr	r0, [pc, #36]	; (e2c <system_clock_source_xosc32k_set_config+0xb0>)
     e06:	4003      	ands	r3, r0
     e08:	432b      	orrs	r3, r5
     e0a:	4021      	ands	r1, r4
     e0c:	0309      	lsls	r1, r1, #12
     e0e:	4808      	ldr	r0, [pc, #32]	; (e30 <system_clock_source_xosc32k_set_config+0xb4>)
     e10:	4003      	ands	r3, r0
     e12:	430b      	orrs	r3, r1
     e14:	465a      	mov	r2, fp
     e16:	8293      	strh	r3, [r2, #20]
}
     e18:	bc3c      	pop	{r2, r3, r4, r5}
     e1a:	4690      	mov	r8, r2
     e1c:	4699      	mov	r9, r3
     e1e:	46a2      	mov	sl, r4
     e20:	46ab      	mov	fp, r5
     e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e24:	40000800 	.word	0x40000800
     e28:	200000b4 	.word	0x200000b4
     e2c:	fffff8ff 	.word	0xfffff8ff
     e30:	ffffefff 	.word	0xffffefff

00000e34 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
     e34:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     e36:	7a03      	ldrb	r3, [r0, #8]
     e38:	069b      	lsls	r3, r3, #26
     e3a:	0c1b      	lsrs	r3, r3, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
     e3c:	8942      	ldrh	r2, [r0, #10]
     e3e:	0592      	lsls	r2, r2, #22
     e40:	0d92      	lsrs	r2, r2, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
     e42:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
     e44:	4918      	ldr	r1, [pc, #96]	; (ea8 <system_clock_source_dfll_set_config+0x74>)
     e46:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
     e48:	7983      	ldrb	r3, [r0, #6]
     e4a:	79c2      	ldrb	r2, [r0, #7]
     e4c:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
     e4e:	8842      	ldrh	r2, [r0, #2]
     e50:	8884      	ldrh	r4, [r0, #4]
     e52:	4322      	orrs	r2, r4
     e54:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
     e56:	7842      	ldrb	r2, [r0, #1]
     e58:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
     e5a:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
     e5c:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
     e5e:	7803      	ldrb	r3, [r0, #0]
     e60:	2b04      	cmp	r3, #4
     e62:	d011      	beq.n	e88 <system_clock_source_dfll_set_config+0x54>
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
     e64:	2b20      	cmp	r3, #32
     e66:	d10e      	bne.n	e86 <system_clock_source_dfll_set_config+0x52>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     e68:	7b03      	ldrb	r3, [r0, #12]
     e6a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     e6c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     e6e:	4313      	orrs	r3, r2
     e70:	89c2      	ldrh	r2, [r0, #14]
     e72:	0412      	lsls	r2, r2, #16
     e74:	490d      	ldr	r1, [pc, #52]	; (eac <system_clock_source_dfll_set_config+0x78>)
     e76:	400a      	ands	r2, r1
     e78:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     e7a:	4a0b      	ldr	r2, [pc, #44]	; (ea8 <system_clock_source_dfll_set_config+0x74>)
     e7c:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
     e7e:	6811      	ldr	r1, [r2, #0]
     e80:	4b0b      	ldr	r3, [pc, #44]	; (eb0 <system_clock_source_dfll_set_config+0x7c>)
     e82:	430b      	orrs	r3, r1
     e84:	6013      	str	r3, [r2, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
     e86:	bd10      	pop	{r4, pc}
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
     e88:	7b03      	ldrb	r3, [r0, #12]
     e8a:	069b      	lsls	r3, r3, #26
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
     e8c:	8a02      	ldrh	r2, [r0, #16]
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
     e8e:	4313      	orrs	r3, r2
     e90:	89c2      	ldrh	r2, [r0, #14]
     e92:	0412      	lsls	r2, r2, #16
     e94:	4905      	ldr	r1, [pc, #20]	; (eac <system_clock_source_dfll_set_config+0x78>)
     e96:	400a      	ands	r2, r1
     e98:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
     e9a:	4a03      	ldr	r2, [pc, #12]	; (ea8 <system_clock_source_dfll_set_config+0x74>)
     e9c:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
     e9e:	6813      	ldr	r3, [r2, #0]
     ea0:	2104      	movs	r1, #4
     ea2:	430b      	orrs	r3, r1
     ea4:	6013      	str	r3, [r2, #0]
     ea6:	e7ee      	b.n	e86 <system_clock_source_dfll_set_config+0x52>
     ea8:	200000b4 	.word	0x200000b4
     eac:	03ff0000 	.word	0x03ff0000
     eb0:	00000424 	.word	0x00000424

00000eb4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
     eb4:	2808      	cmp	r0, #8
     eb6:	d803      	bhi.n	ec0 <system_clock_source_enable+0xc>
     eb8:	0080      	lsls	r0, r0, #2
     eba:	4b25      	ldr	r3, [pc, #148]	; (f50 <system_clock_source_enable+0x9c>)
     ebc:	581b      	ldr	r3, [r3, r0]
     ebe:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     ec0:	2017      	movs	r0, #23
     ec2:	e044      	b.n	f4e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
     ec4:	4a23      	ldr	r2, [pc, #140]	; (f54 <system_clock_source_enable+0xa0>)
     ec6:	6a13      	ldr	r3, [r2, #32]
     ec8:	2102      	movs	r1, #2
     eca:	430b      	orrs	r3, r1
     ecc:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
     ece:	2000      	movs	r0, #0
     ed0:	e03d      	b.n	f4e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
     ed2:	4a20      	ldr	r2, [pc, #128]	; (f54 <system_clock_source_enable+0xa0>)
     ed4:	6993      	ldr	r3, [r2, #24]
     ed6:	2102      	movs	r1, #2
     ed8:	430b      	orrs	r3, r1
     eda:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
     edc:	2000      	movs	r0, #0
		break;
     ede:	e036      	b.n	f4e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
     ee0:	4a1c      	ldr	r2, [pc, #112]	; (f54 <system_clock_source_enable+0xa0>)
     ee2:	8a13      	ldrh	r3, [r2, #16]
     ee4:	2102      	movs	r1, #2
     ee6:	430b      	orrs	r3, r1
     ee8:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
     eea:	2000      	movs	r0, #0
		break;
     eec:	e02f      	b.n	f4e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
     eee:	4a19      	ldr	r2, [pc, #100]	; (f54 <system_clock_source_enable+0xa0>)
     ef0:	8a93      	ldrh	r3, [r2, #20]
     ef2:	2102      	movs	r1, #2
     ef4:	430b      	orrs	r3, r1
     ef6:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
     ef8:	2000      	movs	r0, #0
		break;
     efa:	e028      	b.n	f4e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
     efc:	4916      	ldr	r1, [pc, #88]	; (f58 <system_clock_source_enable+0xa4>)
     efe:	680b      	ldr	r3, [r1, #0]
     f00:	2202      	movs	r2, #2
     f02:	4313      	orrs	r3, r2
     f04:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
     f06:	4b13      	ldr	r3, [pc, #76]	; (f54 <system_clock_source_enable+0xa0>)
     f08:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f0a:	0019      	movs	r1, r3
     f0c:	320e      	adds	r2, #14
     f0e:	68cb      	ldr	r3, [r1, #12]
     f10:	421a      	tst	r2, r3
     f12:	d0fc      	beq.n	f0e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
     f14:	4a10      	ldr	r2, [pc, #64]	; (f58 <system_clock_source_enable+0xa4>)
     f16:	6891      	ldr	r1, [r2, #8]
     f18:	4b0e      	ldr	r3, [pc, #56]	; (f54 <system_clock_source_enable+0xa0>)
     f1a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
     f1c:	6852      	ldr	r2, [r2, #4]
     f1e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
     f20:	2200      	movs	r2, #0
     f22:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
     f24:	0019      	movs	r1, r3
     f26:	3210      	adds	r2, #16
     f28:	68cb      	ldr	r3, [r1, #12]
     f2a:	421a      	tst	r2, r3
     f2c:	d0fc      	beq.n	f28 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
     f2e:	4b0a      	ldr	r3, [pc, #40]	; (f58 <system_clock_source_enable+0xa4>)
     f30:	681b      	ldr	r3, [r3, #0]
     f32:	b29b      	uxth	r3, r3
     f34:	4a07      	ldr	r2, [pc, #28]	; (f54 <system_clock_source_enable+0xa0>)
     f36:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
     f38:	2000      	movs	r0, #0
     f3a:	e008      	b.n	f4e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
     f3c:	4905      	ldr	r1, [pc, #20]	; (f54 <system_clock_source_enable+0xa0>)
     f3e:	2244      	movs	r2, #68	; 0x44
     f40:	5c8b      	ldrb	r3, [r1, r2]
     f42:	2002      	movs	r0, #2
     f44:	4303      	orrs	r3, r0
     f46:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
     f48:	2000      	movs	r0, #0
		break;
     f4a:	e000      	b.n	f4e <system_clock_source_enable+0x9a>
		return STATUS_OK;
     f4c:	2000      	movs	r0, #0
}
     f4e:	4770      	bx	lr
     f50:	00002f44 	.word	0x00002f44
     f54:	40000800 	.word	0x40000800
     f58:	200000b4 	.word	0x200000b4

00000f5c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
     f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
     f5e:	b08f      	sub	sp, #60	; 0x3c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
     f60:	22c2      	movs	r2, #194	; 0xc2
     f62:	00d2      	lsls	r2, r2, #3
     f64:	4b47      	ldr	r3, [pc, #284]	; (1084 <system_clock_init+0x128>)
     f66:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
     f68:	4947      	ldr	r1, [pc, #284]	; (1088 <system_clock_init+0x12c>)
     f6a:	684b      	ldr	r3, [r1, #4]
     f6c:	221e      	movs	r2, #30
     f6e:	4393      	bics	r3, r2
     f70:	3a1c      	subs	r2, #28
     f72:	4313      	orrs	r3, r2
     f74:	604b      	str	r3, [r1, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
     f76:	ab01      	add	r3, sp, #4
     f78:	701a      	strb	r2, [r3, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f7a:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
     f7c:	4d43      	ldr	r5, [pc, #268]	; (108c <system_clock_init+0x130>)
     f7e:	b2e0      	uxtb	r0, r4
     f80:	a901      	add	r1, sp, #4
     f82:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
     f84:	3401      	adds	r4, #1
     f86:	2c25      	cmp	r4, #37	; 0x25
     f88:	d1f9      	bne.n	f7e <system_clock_init+0x22>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
     f8a:	a80a      	add	r0, sp, #40	; 0x28
     f8c:	2300      	movs	r3, #0
     f8e:	7003      	strb	r3, [r0, #0]
	config->auto_gain_control   = false;
     f90:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
     f92:	2280      	movs	r2, #128	; 0x80
     f94:	0212      	lsls	r2, r2, #8
     f96:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
     f98:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
     f9a:	2201      	movs	r2, #1
     f9c:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
     f9e:	7303      	strb	r3, [r0, #12]
	config->write_once          = false;
     fa0:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
     fa2:	3205      	adds	r2, #5
     fa4:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
     fa6:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
     fa8:	4b39      	ldr	r3, [pc, #228]	; (1090 <system_clock_init+0x134>)
     faa:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
     fac:	2005      	movs	r0, #5
     fae:	4b39      	ldr	r3, [pc, #228]	; (1094 <system_clock_init+0x138>)
     fb0:	4798      	blx	r3
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
     fb2:	4934      	ldr	r1, [pc, #208]	; (1084 <system_clock_init+0x128>)
     fb4:	2202      	movs	r2, #2
     fb6:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
     fb8:	421a      	tst	r2, r3
     fba:	d0fc      	beq.n	fb6 <system_clock_init+0x5a>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
     fbc:	4a31      	ldr	r2, [pc, #196]	; (1084 <system_clock_init+0x128>)
     fbe:	8a93      	ldrh	r3, [r2, #20]
     fc0:	2180      	movs	r1, #128	; 0x80
     fc2:	430b      	orrs	r3, r1
     fc4:	8293      	strh	r3, [r2, #20]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
     fc6:	ab05      	add	r3, sp, #20
     fc8:	2100      	movs	r1, #0
     fca:	2200      	movs	r2, #0
     fcc:	8059      	strh	r1, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
     fce:	8099      	strh	r1, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
     fd0:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
     fd2:	71da      	strb	r2, [r3, #7]
	config->fine_value      = 0xff / 4; /* Midpoint */
     fd4:	313f      	adds	r1, #63	; 0x3f
     fd6:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
     fd8:	393b      	subs	r1, #59	; 0x3b
     fda:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
     fdc:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
     fde:	4b2e      	ldr	r3, [pc, #184]	; (1098 <system_clock_init+0x13c>)
     fe0:	681b      	ldr	r3, [r3, #0]
     fe2:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
     fe4:	2b3f      	cmp	r3, #63	; 0x3f
     fe6:	d04b      	beq.n	1080 <system_clock_init+0x124>
		coarse = 0x1f;
	}
	dfll_conf.coarse_value = coarse;
     fe8:	a805      	add	r0, sp, #20
     fea:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
     fec:	23b7      	movs	r3, #183	; 0xb7
     fee:	00db      	lsls	r3, r3, #3
     ff0:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
     ff2:	2307      	movs	r3, #7
     ff4:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
     ff6:	3338      	adds	r3, #56	; 0x38
     ff8:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
     ffa:	4b28      	ldr	r3, [pc, #160]	; (109c <system_clock_init+0x140>)
     ffc:	4798      	blx	r3
	config->run_in_standby  = false;
     ffe:	a804      	add	r0, sp, #16
    1000:	2500      	movs	r5, #0
    1002:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1004:	2601      	movs	r6, #1
    1006:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1008:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    100a:	4b25      	ldr	r3, [pc, #148]	; (10a0 <system_clock_init+0x144>)
    100c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    100e:	2006      	movs	r0, #6
    1010:	4f20      	ldr	r7, [pc, #128]	; (1094 <system_clock_init+0x138>)
    1012:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1014:	4b23      	ldr	r3, [pc, #140]	; (10a4 <system_clock_init+0x148>)
    1016:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1018:	ac01      	add	r4, sp, #4
    101a:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    101c:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    101e:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1020:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1022:	2305      	movs	r3, #5
    1024:	7023      	strb	r3, [r4, #0]
    1026:	0021      	movs	r1, r4
    1028:	2001      	movs	r0, #1
    102a:	4b1f      	ldr	r3, [pc, #124]	; (10a8 <system_clock_init+0x14c>)
    102c:	4798      	blx	r3
    102e:	2001      	movs	r0, #1
    1030:	4b1e      	ldr	r3, [pc, #120]	; (10ac <system_clock_init+0x150>)
    1032:	4798      	blx	r3
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1034:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1036:	0021      	movs	r1, r4
    1038:	2000      	movs	r0, #0
    103a:	4b14      	ldr	r3, [pc, #80]	; (108c <system_clock_init+0x130>)
    103c:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    103e:	2000      	movs	r0, #0
    1040:	4b1b      	ldr	r3, [pc, #108]	; (10b0 <system_clock_init+0x154>)
    1042:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1044:	2007      	movs	r0, #7
    1046:	47b8      	blx	r7
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1048:	490e      	ldr	r1, [pc, #56]	; (1084 <system_clock_init+0x128>)
    104a:	22d0      	movs	r2, #208	; 0xd0
    104c:	68cb      	ldr	r3, [r1, #12]
    104e:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1050:	2bd0      	cmp	r3, #208	; 0xd0
    1052:	d1fb      	bne.n	104c <system_clock_init+0xf0>
	PM->CPUSEL.reg = (uint32_t)divider;
    1054:	4a17      	ldr	r2, [pc, #92]	; (10b4 <system_clock_init+0x158>)
    1056:	2300      	movs	r3, #0
    1058:	7213      	strb	r3, [r2, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    105a:	7253      	strb	r3, [r2, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    105c:	7293      	strb	r3, [r2, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    105e:	72d3      	strb	r3, [r2, #11]
	config->division_factor    = 1;
    1060:	a901      	add	r1, sp, #4
    1062:	2201      	movs	r2, #1
    1064:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1066:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    1068:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    106a:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    106c:	3307      	adds	r3, #7
    106e:	700b      	strb	r3, [r1, #0]
    1070:	2000      	movs	r0, #0
    1072:	4b0d      	ldr	r3, [pc, #52]	; (10a8 <system_clock_init+0x14c>)
    1074:	4798      	blx	r3
    1076:	2000      	movs	r0, #0
    1078:	4b0c      	ldr	r3, [pc, #48]	; (10ac <system_clock_init+0x150>)
    107a:	4798      	blx	r3
#endif
}
    107c:	b00f      	add	sp, #60	; 0x3c
    107e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    1080:	3b20      	subs	r3, #32
    1082:	e7b1      	b.n	fe8 <system_clock_init+0x8c>
    1084:	40000800 	.word	0x40000800
    1088:	41004000 	.word	0x41004000
    108c:	000012f1 	.word	0x000012f1
    1090:	00000d7d 	.word	0x00000d7d
    1094:	00000eb5 	.word	0x00000eb5
    1098:	00806024 	.word	0x00806024
    109c:	00000e35 	.word	0x00000e35
    10a0:	00000d41 	.word	0x00000d41
    10a4:	000010b9 	.word	0x000010b9
    10a8:	000010dd 	.word	0x000010dd
    10ac:	00001195 	.word	0x00001195
    10b0:	00001265 	.word	0x00001265
    10b4:	40000400 	.word	0x40000400

000010b8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    10b8:	4a06      	ldr	r2, [pc, #24]	; (10d4 <system_gclk_init+0x1c>)
    10ba:	6993      	ldr	r3, [r2, #24]
    10bc:	2108      	movs	r1, #8
    10be:	430b      	orrs	r3, r1
    10c0:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    10c2:	2201      	movs	r2, #1
    10c4:	4b04      	ldr	r3, [pc, #16]	; (10d8 <system_gclk_init+0x20>)
    10c6:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    10c8:	0019      	movs	r1, r3
    10ca:	780b      	ldrb	r3, [r1, #0]
    10cc:	4213      	tst	r3, r2
    10ce:	d1fc      	bne.n	10ca <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    10d0:	4770      	bx	lr
    10d2:	46c0      	nop			; (mov r8, r8)
    10d4:	40000400 	.word	0x40000400
    10d8:	40000c00 	.word	0x40000c00

000010dc <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    10dc:	b570      	push	{r4, r5, r6, lr}
    10de:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    10e0:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    10e2:	780d      	ldrb	r5, [r1, #0]
    10e4:	022d      	lsls	r5, r5, #8
    10e6:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    10e8:	784b      	ldrb	r3, [r1, #1]
    10ea:	2b00      	cmp	r3, #0
    10ec:	d002      	beq.n	10f4 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    10ee:	2380      	movs	r3, #128	; 0x80
    10f0:	02db      	lsls	r3, r3, #11
    10f2:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    10f4:	7a4b      	ldrb	r3, [r1, #9]
    10f6:	2b00      	cmp	r3, #0
    10f8:	d002      	beq.n	1100 <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    10fa:	2380      	movs	r3, #128	; 0x80
    10fc:	031b      	lsls	r3, r3, #12
    10fe:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1100:	6848      	ldr	r0, [r1, #4]
    1102:	2801      	cmp	r0, #1
    1104:	d910      	bls.n	1128 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1106:	1e43      	subs	r3, r0, #1
    1108:	4218      	tst	r0, r3
    110a:	d134      	bne.n	1176 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    110c:	2802      	cmp	r0, #2
    110e:	d930      	bls.n	1172 <system_gclk_gen_set_config+0x96>
    1110:	2302      	movs	r3, #2
    1112:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1114:	3201      	adds	r2, #1
						mask <<= 1) {
    1116:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    1118:	4298      	cmp	r0, r3
    111a:	d8fb      	bhi.n	1114 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    111c:	0212      	lsls	r2, r2, #8
    111e:	4332      	orrs	r2, r6
    1120:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1122:	2380      	movs	r3, #128	; 0x80
    1124:	035b      	lsls	r3, r3, #13
    1126:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1128:	7a0b      	ldrb	r3, [r1, #8]
    112a:	2b00      	cmp	r3, #0
    112c:	d002      	beq.n	1134 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    112e:	2380      	movs	r3, #128	; 0x80
    1130:	039b      	lsls	r3, r3, #14
    1132:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1134:	4a13      	ldr	r2, [pc, #76]	; (1184 <system_gclk_gen_set_config+0xa8>)
    1136:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    1138:	b25b      	sxtb	r3, r3
    113a:	2b00      	cmp	r3, #0
    113c:	dbfb      	blt.n	1136 <system_gclk_gen_set_config+0x5a>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    113e:	4b12      	ldr	r3, [pc, #72]	; (1188 <system_gclk_gen_set_config+0xac>)
    1140:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1142:	4b12      	ldr	r3, [pc, #72]	; (118c <system_gclk_gen_set_config+0xb0>)
    1144:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1146:	4a0f      	ldr	r2, [pc, #60]	; (1184 <system_gclk_gen_set_config+0xa8>)
    1148:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    114a:	b25b      	sxtb	r3, r3
    114c:	2b00      	cmp	r3, #0
    114e:	dbfb      	blt.n	1148 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1150:	4b0c      	ldr	r3, [pc, #48]	; (1184 <system_gclk_gen_set_config+0xa8>)
    1152:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1154:	001a      	movs	r2, r3
    1156:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    1158:	b25b      	sxtb	r3, r3
    115a:	2b00      	cmp	r3, #0
    115c:	dbfb      	blt.n	1156 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    115e:	4a09      	ldr	r2, [pc, #36]	; (1184 <system_gclk_gen_set_config+0xa8>)
    1160:	6853      	ldr	r3, [r2, #4]
    1162:	2180      	movs	r1, #128	; 0x80
    1164:	0249      	lsls	r1, r1, #9
    1166:	400b      	ands	r3, r1
    1168:	431d      	orrs	r5, r3
    116a:	6055      	str	r5, [r2, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    116c:	4b08      	ldr	r3, [pc, #32]	; (1190 <system_gclk_gen_set_config+0xb4>)
    116e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1170:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    1172:	2200      	movs	r2, #0
    1174:	e7d2      	b.n	111c <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1176:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    1178:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    117a:	2380      	movs	r3, #128	; 0x80
    117c:	029b      	lsls	r3, r3, #10
    117e:	431d      	orrs	r5, r3
    1180:	e7d2      	b.n	1128 <system_gclk_gen_set_config+0x4c>
    1182:	46c0      	nop			; (mov r8, r8)
    1184:	40000c00 	.word	0x40000c00
    1188:	00000181 	.word	0x00000181
    118c:	40000c08 	.word	0x40000c08
    1190:	000001c1 	.word	0x000001c1

00001194 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1194:	b510      	push	{r4, lr}
    1196:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1198:	4a0b      	ldr	r2, [pc, #44]	; (11c8 <system_gclk_gen_enable+0x34>)
    119a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    119c:	b25b      	sxtb	r3, r3
    119e:	2b00      	cmp	r3, #0
    11a0:	dbfb      	blt.n	119a <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    11a2:	4b0a      	ldr	r3, [pc, #40]	; (11cc <system_gclk_gen_enable+0x38>)
    11a4:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    11a6:	4b0a      	ldr	r3, [pc, #40]	; (11d0 <system_gclk_gen_enable+0x3c>)
    11a8:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11aa:	4a07      	ldr	r2, [pc, #28]	; (11c8 <system_gclk_gen_enable+0x34>)
    11ac:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    11ae:	b25b      	sxtb	r3, r3
    11b0:	2b00      	cmp	r3, #0
    11b2:	dbfb      	blt.n	11ac <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    11b4:	4a04      	ldr	r2, [pc, #16]	; (11c8 <system_gclk_gen_enable+0x34>)
    11b6:	6851      	ldr	r1, [r2, #4]
    11b8:	2380      	movs	r3, #128	; 0x80
    11ba:	025b      	lsls	r3, r3, #9
    11bc:	430b      	orrs	r3, r1
    11be:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    11c0:	4b04      	ldr	r3, [pc, #16]	; (11d4 <system_gclk_gen_enable+0x40>)
    11c2:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    11c4:	bd10      	pop	{r4, pc}
    11c6:	46c0      	nop			; (mov r8, r8)
    11c8:	40000c00 	.word	0x40000c00
    11cc:	00000181 	.word	0x00000181
    11d0:	40000c04 	.word	0x40000c04
    11d4:	000001c1 	.word	0x000001c1

000011d8 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    11d8:	b570      	push	{r4, r5, r6, lr}
    11da:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11dc:	4a1a      	ldr	r2, [pc, #104]	; (1248 <system_gclk_gen_get_hz+0x70>)
    11de:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    11e0:	b25b      	sxtb	r3, r3
    11e2:	2b00      	cmp	r3, #0
    11e4:	dbfb      	blt.n	11de <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    11e6:	4b19      	ldr	r3, [pc, #100]	; (124c <system_gclk_gen_get_hz+0x74>)
    11e8:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    11ea:	4b19      	ldr	r3, [pc, #100]	; (1250 <system_gclk_gen_get_hz+0x78>)
    11ec:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    11ee:	4a16      	ldr	r2, [pc, #88]	; (1248 <system_gclk_gen_get_hz+0x70>)
    11f0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    11f2:	b25b      	sxtb	r3, r3
    11f4:	2b00      	cmp	r3, #0
    11f6:	dbfb      	blt.n	11f0 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    11f8:	4e13      	ldr	r6, [pc, #76]	; (1248 <system_gclk_gen_get_hz+0x70>)
    11fa:	6870      	ldr	r0, [r6, #4]
    11fc:	04c0      	lsls	r0, r0, #19
    11fe:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1200:	4b14      	ldr	r3, [pc, #80]	; (1254 <system_gclk_gen_get_hz+0x7c>)
    1202:	4798      	blx	r3
    1204:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1206:	4b12      	ldr	r3, [pc, #72]	; (1250 <system_gclk_gen_get_hz+0x78>)
    1208:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    120a:	6876      	ldr	r6, [r6, #4]
    120c:	02f6      	lsls	r6, r6, #11
    120e:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1210:	4b11      	ldr	r3, [pc, #68]	; (1258 <system_gclk_gen_get_hz+0x80>)
    1212:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1214:	4a0c      	ldr	r2, [pc, #48]	; (1248 <system_gclk_gen_get_hz+0x70>)
    1216:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    1218:	b25b      	sxtb	r3, r3
    121a:	2b00      	cmp	r3, #0
    121c:	dbfb      	blt.n	1216 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    121e:	4b0a      	ldr	r3, [pc, #40]	; (1248 <system_gclk_gen_get_hz+0x70>)
    1220:	689c      	ldr	r4, [r3, #8]
    1222:	0224      	lsls	r4, r4, #8
    1224:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1226:	4b0d      	ldr	r3, [pc, #52]	; (125c <system_gclk_gen_get_hz+0x84>)
    1228:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    122a:	2e00      	cmp	r6, #0
    122c:	d107      	bne.n	123e <system_gclk_gen_get_hz+0x66>
    122e:	2c01      	cmp	r4, #1
    1230:	d907      	bls.n	1242 <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1232:	0021      	movs	r1, r4
    1234:	0028      	movs	r0, r5
    1236:	4b0a      	ldr	r3, [pc, #40]	; (1260 <system_gclk_gen_get_hz+0x88>)
    1238:	4798      	blx	r3
    123a:	0005      	movs	r5, r0
    123c:	e001      	b.n	1242 <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    123e:	3401      	adds	r4, #1
    1240:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1242:	0028      	movs	r0, r5
    1244:	bd70      	pop	{r4, r5, r6, pc}
    1246:	46c0      	nop			; (mov r8, r8)
    1248:	40000c00 	.word	0x40000c00
    124c:	00000181 	.word	0x00000181
    1250:	40000c04 	.word	0x40000c04
    1254:	00000cad 	.word	0x00000cad
    1258:	40000c08 	.word	0x40000c08
    125c:	000001c1 	.word	0x000001c1
    1260:	00001d4d 	.word	0x00001d4d

00001264 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1264:	b510      	push	{r4, lr}
    1266:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1268:	4b06      	ldr	r3, [pc, #24]	; (1284 <system_gclk_chan_enable+0x20>)
    126a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    126c:	4b06      	ldr	r3, [pc, #24]	; (1288 <system_gclk_chan_enable+0x24>)
    126e:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1270:	4a06      	ldr	r2, [pc, #24]	; (128c <system_gclk_chan_enable+0x28>)
    1272:	8853      	ldrh	r3, [r2, #2]
    1274:	2180      	movs	r1, #128	; 0x80
    1276:	01c9      	lsls	r1, r1, #7
    1278:	430b      	orrs	r3, r1
    127a:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    127c:	4b04      	ldr	r3, [pc, #16]	; (1290 <system_gclk_chan_enable+0x2c>)
    127e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1280:	bd10      	pop	{r4, pc}
    1282:	46c0      	nop			; (mov r8, r8)
    1284:	00000181 	.word	0x00000181
    1288:	40000c02 	.word	0x40000c02
    128c:	40000c00 	.word	0x40000c00
    1290:	000001c1 	.word	0x000001c1

00001294 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1294:	b510      	push	{r4, lr}
    1296:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1298:	4b0f      	ldr	r3, [pc, #60]	; (12d8 <system_gclk_chan_disable+0x44>)
    129a:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    129c:	4b0f      	ldr	r3, [pc, #60]	; (12dc <system_gclk_chan_disable+0x48>)
    129e:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    12a0:	4a0f      	ldr	r2, [pc, #60]	; (12e0 <system_gclk_chan_disable+0x4c>)
    12a2:	8853      	ldrh	r3, [r2, #2]
    12a4:	051b      	lsls	r3, r3, #20
    12a6:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    12a8:	8853      	ldrh	r3, [r2, #2]
    12aa:	490e      	ldr	r1, [pc, #56]	; (12e4 <system_gclk_chan_disable+0x50>)
    12ac:	400b      	ands	r3, r1
    12ae:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    12b0:	8853      	ldrh	r3, [r2, #2]
    12b2:	490d      	ldr	r1, [pc, #52]	; (12e8 <system_gclk_chan_disable+0x54>)
    12b4:	400b      	ands	r3, r1
    12b6:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    12b8:	0011      	movs	r1, r2
    12ba:	2280      	movs	r2, #128	; 0x80
    12bc:	01d2      	lsls	r2, r2, #7
    12be:	884b      	ldrh	r3, [r1, #2]
    12c0:	4213      	tst	r3, r2
    12c2:	d1fc      	bne.n	12be <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    12c4:	4906      	ldr	r1, [pc, #24]	; (12e0 <system_gclk_chan_disable+0x4c>)
    12c6:	884a      	ldrh	r2, [r1, #2]
    12c8:	0203      	lsls	r3, r0, #8
    12ca:	4806      	ldr	r0, [pc, #24]	; (12e4 <system_gclk_chan_disable+0x50>)
    12cc:	4002      	ands	r2, r0
    12ce:	4313      	orrs	r3, r2
    12d0:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    12d2:	4b06      	ldr	r3, [pc, #24]	; (12ec <system_gclk_chan_disable+0x58>)
    12d4:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    12d6:	bd10      	pop	{r4, pc}
    12d8:	00000181 	.word	0x00000181
    12dc:	40000c02 	.word	0x40000c02
    12e0:	40000c00 	.word	0x40000c00
    12e4:	fffff0ff 	.word	0xfffff0ff
    12e8:	ffffbfff 	.word	0xffffbfff
    12ec:	000001c1 	.word	0x000001c1

000012f0 <system_gclk_chan_set_config>:
{
    12f0:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    12f2:	780c      	ldrb	r4, [r1, #0]
    12f4:	0224      	lsls	r4, r4, #8
    12f6:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    12f8:	4b02      	ldr	r3, [pc, #8]	; (1304 <system_gclk_chan_set_config+0x14>)
    12fa:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    12fc:	b2a4      	uxth	r4, r4
    12fe:	4b02      	ldr	r3, [pc, #8]	; (1308 <system_gclk_chan_set_config+0x18>)
    1300:	805c      	strh	r4, [r3, #2]
}
    1302:	bd10      	pop	{r4, pc}
    1304:	00001295 	.word	0x00001295
    1308:	40000c00 	.word	0x40000c00

0000130c <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    130c:	b510      	push	{r4, lr}
    130e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1310:	4b06      	ldr	r3, [pc, #24]	; (132c <system_gclk_chan_get_hz+0x20>)
    1312:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1314:	4b06      	ldr	r3, [pc, #24]	; (1330 <system_gclk_chan_get_hz+0x24>)
    1316:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1318:	4b06      	ldr	r3, [pc, #24]	; (1334 <system_gclk_chan_get_hz+0x28>)
    131a:	885c      	ldrh	r4, [r3, #2]
    131c:	0524      	lsls	r4, r4, #20
    131e:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    1320:	4b05      	ldr	r3, [pc, #20]	; (1338 <system_gclk_chan_get_hz+0x2c>)
    1322:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1324:	0020      	movs	r0, r4
    1326:	4b05      	ldr	r3, [pc, #20]	; (133c <system_gclk_chan_get_hz+0x30>)
    1328:	4798      	blx	r3
}
    132a:	bd10      	pop	{r4, pc}
    132c:	00000181 	.word	0x00000181
    1330:	40000c02 	.word	0x40000c02
    1334:	40000c00 	.word	0x40000c00
    1338:	000001c1 	.word	0x000001c1
    133c:	000011d9 	.word	0x000011d9

00001340 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1340:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1342:	78d3      	ldrb	r3, [r2, #3]
    1344:	2b00      	cmp	r3, #0
    1346:	d135      	bne.n	13b4 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1348:	7813      	ldrb	r3, [r2, #0]
    134a:	2b80      	cmp	r3, #128	; 0x80
    134c:	d029      	beq.n	13a2 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    134e:	061b      	lsls	r3, r3, #24
    1350:	2480      	movs	r4, #128	; 0x80
    1352:	0264      	lsls	r4, r4, #9
    1354:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1356:	7854      	ldrb	r4, [r2, #1]
    1358:	2502      	movs	r5, #2
    135a:	43ac      	bics	r4, r5
    135c:	d106      	bne.n	136c <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    135e:	7894      	ldrb	r4, [r2, #2]
    1360:	2c00      	cmp	r4, #0
    1362:	d120      	bne.n	13a6 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1364:	2480      	movs	r4, #128	; 0x80
    1366:	02a4      	lsls	r4, r4, #10
    1368:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    136a:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    136c:	7854      	ldrb	r4, [r2, #1]
    136e:	3c01      	subs	r4, #1
    1370:	2c01      	cmp	r4, #1
    1372:	d91c      	bls.n	13ae <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1374:	040d      	lsls	r5, r1, #16
    1376:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1378:	24a0      	movs	r4, #160	; 0xa0
    137a:	05e4      	lsls	r4, r4, #23
    137c:	432c      	orrs	r4, r5
    137e:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1380:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1382:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1384:	24d0      	movs	r4, #208	; 0xd0
    1386:	0624      	lsls	r4, r4, #24
    1388:	432c      	orrs	r4, r5
    138a:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    138c:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    138e:	78d4      	ldrb	r4, [r2, #3]
    1390:	2c00      	cmp	r4, #0
    1392:	d122      	bne.n	13da <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1394:	035b      	lsls	r3, r3, #13
    1396:	d51c      	bpl.n	13d2 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1398:	7893      	ldrb	r3, [r2, #2]
    139a:	2b01      	cmp	r3, #1
    139c:	d01e      	beq.n	13dc <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    139e:	6141      	str	r1, [r0, #20]
    13a0:	e017      	b.n	13d2 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    13a2:	2300      	movs	r3, #0
    13a4:	e7d7      	b.n	1356 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    13a6:	24c0      	movs	r4, #192	; 0xc0
    13a8:	02e4      	lsls	r4, r4, #11
    13aa:	4323      	orrs	r3, r4
    13ac:	e7dd      	b.n	136a <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    13ae:	4c0d      	ldr	r4, [pc, #52]	; (13e4 <_system_pinmux_config+0xa4>)
    13b0:	4023      	ands	r3, r4
    13b2:	e7df      	b.n	1374 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    13b4:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    13b6:	040c      	lsls	r4, r1, #16
    13b8:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    13ba:	23a0      	movs	r3, #160	; 0xa0
    13bc:	05db      	lsls	r3, r3, #23
    13be:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13c0:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    13c2:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    13c4:	23d0      	movs	r3, #208	; 0xd0
    13c6:	061b      	lsls	r3, r3, #24
    13c8:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    13ca:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    13cc:	78d3      	ldrb	r3, [r2, #3]
    13ce:	2b00      	cmp	r3, #0
    13d0:	d103      	bne.n	13da <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    13d2:	7853      	ldrb	r3, [r2, #1]
    13d4:	3b01      	subs	r3, #1
    13d6:	2b01      	cmp	r3, #1
    13d8:	d902      	bls.n	13e0 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    13da:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    13dc:	6181      	str	r1, [r0, #24]
    13de:	e7f8      	b.n	13d2 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    13e0:	6081      	str	r1, [r0, #8]
}
    13e2:	e7fa      	b.n	13da <_system_pinmux_config+0x9a>
    13e4:	fffbffff 	.word	0xfffbffff

000013e8 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    13e8:	b510      	push	{r4, lr}
    13ea:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    13ec:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    13ee:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    13f0:	2900      	cmp	r1, #0
    13f2:	d104      	bne.n	13fe <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    13f4:	0943      	lsrs	r3, r0, #5
    13f6:	01db      	lsls	r3, r3, #7
    13f8:	4905      	ldr	r1, [pc, #20]	; (1410 <system_pinmux_pin_set_config+0x28>)
    13fa:	468c      	mov	ip, r1
    13fc:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    13fe:	241f      	movs	r4, #31
    1400:	4020      	ands	r0, r4
    1402:	2101      	movs	r1, #1
    1404:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    1406:	0018      	movs	r0, r3
    1408:	4b02      	ldr	r3, [pc, #8]	; (1414 <system_pinmux_pin_set_config+0x2c>)
    140a:	4798      	blx	r3
}
    140c:	bd10      	pop	{r4, pc}
    140e:	46c0      	nop			; (mov r8, r8)
    1410:	41004400 	.word	0x41004400
    1414:	00001341 	.word	0x00001341

00001418 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1418:	4770      	bx	lr
	...

0000141c <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    141c:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    141e:	4b05      	ldr	r3, [pc, #20]	; (1434 <system_init+0x18>)
    1420:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1422:	4b05      	ldr	r3, [pc, #20]	; (1438 <system_init+0x1c>)
    1424:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1426:	4b05      	ldr	r3, [pc, #20]	; (143c <system_init+0x20>)
    1428:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    142a:	4b05      	ldr	r3, [pc, #20]	; (1440 <system_init+0x24>)
    142c:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    142e:	4b05      	ldr	r3, [pc, #20]	; (1444 <system_init+0x28>)
    1430:	4798      	blx	r3
}
    1432:	bd10      	pop	{r4, pc}
    1434:	00000f5d 	.word	0x00000f5d
    1438:	000001f1 	.word	0x000001f1
    143c:	00001419 	.word	0x00001419
    1440:	00001419 	.word	0x00001419
    1444:	00001419 	.word	0x00001419

00001448 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1448:	e7fe      	b.n	1448 <Dummy_Handler>
	...

0000144c <Reset_Handler>:
{
    144c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
    144e:	4a2a      	ldr	r2, [pc, #168]	; (14f8 <Reset_Handler+0xac>)
    1450:	4b2a      	ldr	r3, [pc, #168]	; (14fc <Reset_Handler+0xb0>)
    1452:	429a      	cmp	r2, r3
    1454:	d011      	beq.n	147a <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    1456:	001a      	movs	r2, r3
    1458:	4b29      	ldr	r3, [pc, #164]	; (1500 <Reset_Handler+0xb4>)
    145a:	429a      	cmp	r2, r3
    145c:	d20d      	bcs.n	147a <Reset_Handler+0x2e>
    145e:	4a29      	ldr	r2, [pc, #164]	; (1504 <Reset_Handler+0xb8>)
    1460:	3303      	adds	r3, #3
    1462:	1a9b      	subs	r3, r3, r2
    1464:	089b      	lsrs	r3, r3, #2
    1466:	3301      	adds	r3, #1
    1468:	009b      	lsls	r3, r3, #2
    146a:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    146c:	4823      	ldr	r0, [pc, #140]	; (14fc <Reset_Handler+0xb0>)
    146e:	4922      	ldr	r1, [pc, #136]	; (14f8 <Reset_Handler+0xac>)
    1470:	588c      	ldr	r4, [r1, r2]
    1472:	5084      	str	r4, [r0, r2]
    1474:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    1476:	429a      	cmp	r2, r3
    1478:	d1fa      	bne.n	1470 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    147a:	4a23      	ldr	r2, [pc, #140]	; (1508 <Reset_Handler+0xbc>)
    147c:	4b23      	ldr	r3, [pc, #140]	; (150c <Reset_Handler+0xc0>)
    147e:	429a      	cmp	r2, r3
    1480:	d20a      	bcs.n	1498 <Reset_Handler+0x4c>
    1482:	43d3      	mvns	r3, r2
    1484:	4921      	ldr	r1, [pc, #132]	; (150c <Reset_Handler+0xc0>)
    1486:	185b      	adds	r3, r3, r1
    1488:	2103      	movs	r1, #3
    148a:	438b      	bics	r3, r1
    148c:	3304      	adds	r3, #4
    148e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    1490:	2100      	movs	r1, #0
    1492:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    1494:	4293      	cmp	r3, r2
    1496:	d1fc      	bne.n	1492 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1498:	4a1d      	ldr	r2, [pc, #116]	; (1510 <Reset_Handler+0xc4>)
    149a:	21ff      	movs	r1, #255	; 0xff
    149c:	4b1d      	ldr	r3, [pc, #116]	; (1514 <Reset_Handler+0xc8>)
    149e:	438b      	bics	r3, r1
    14a0:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    14a2:	39fd      	subs	r1, #253	; 0xfd
    14a4:	2390      	movs	r3, #144	; 0x90
    14a6:	005b      	lsls	r3, r3, #1
    14a8:	4a1b      	ldr	r2, [pc, #108]	; (1518 <Reset_Handler+0xcc>)
    14aa:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    14ac:	4a1b      	ldr	r2, [pc, #108]	; (151c <Reset_Handler+0xd0>)
    14ae:	78d3      	ldrb	r3, [r2, #3]
    14b0:	2503      	movs	r5, #3
    14b2:	43ab      	bics	r3, r5
    14b4:	2402      	movs	r4, #2
    14b6:	4323      	orrs	r3, r4
    14b8:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    14ba:	78d3      	ldrb	r3, [r2, #3]
    14bc:	270c      	movs	r7, #12
    14be:	43bb      	bics	r3, r7
    14c0:	2608      	movs	r6, #8
    14c2:	4333      	orrs	r3, r6
    14c4:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    14c6:	4b16      	ldr	r3, [pc, #88]	; (1520 <Reset_Handler+0xd4>)
    14c8:	7b98      	ldrb	r0, [r3, #14]
    14ca:	2230      	movs	r2, #48	; 0x30
    14cc:	4390      	bics	r0, r2
    14ce:	2220      	movs	r2, #32
    14d0:	4310      	orrs	r0, r2
    14d2:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    14d4:	7b99      	ldrb	r1, [r3, #14]
    14d6:	43b9      	bics	r1, r7
    14d8:	4331      	orrs	r1, r6
    14da:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    14dc:	7b9a      	ldrb	r2, [r3, #14]
    14de:	43aa      	bics	r2, r5
    14e0:	4322      	orrs	r2, r4
    14e2:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    14e4:	4a0f      	ldr	r2, [pc, #60]	; (1524 <Reset_Handler+0xd8>)
    14e6:	6853      	ldr	r3, [r2, #4]
    14e8:	2180      	movs	r1, #128	; 0x80
    14ea:	430b      	orrs	r3, r1
    14ec:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    14ee:	4b0e      	ldr	r3, [pc, #56]	; (1528 <Reset_Handler+0xdc>)
    14f0:	4798      	blx	r3
        main();
    14f2:	4b0e      	ldr	r3, [pc, #56]	; (152c <Reset_Handler+0xe0>)
    14f4:	4798      	blx	r3
    14f6:	e7fe      	b.n	14f6 <Reset_Handler+0xaa>
    14f8:	0000324c 	.word	0x0000324c
    14fc:	20000000 	.word	0x20000000
    1500:	20000074 	.word	0x20000074
    1504:	20000004 	.word	0x20000004
    1508:	20000074 	.word	0x20000074
    150c:	20000174 	.word	0x20000174
    1510:	e000ed00 	.word	0xe000ed00
    1514:	00000000 	.word	0x00000000
    1518:	41007000 	.word	0x41007000
    151c:	41005000 	.word	0x41005000
    1520:	41004800 	.word	0x41004800
    1524:	41004000 	.word	0x41004000
    1528:	00001eb9 	.word	0x00001eb9
    152c:	00001c29 	.word	0x00001c29

00001530 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    1530:	b5f0      	push	{r4, r5, r6, r7, lr}
    1532:	46c6      	mov	lr, r8
    1534:	b500      	push	{lr}
    1536:	000c      	movs	r4, r1
    1538:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    153a:	2800      	cmp	r0, #0
    153c:	d10f      	bne.n	155e <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    153e:	2a00      	cmp	r2, #0
    1540:	dd11      	ble.n	1566 <_read+0x36>
    1542:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    1544:	4e09      	ldr	r6, [pc, #36]	; (156c <_read+0x3c>)
    1546:	4d0a      	ldr	r5, [pc, #40]	; (1570 <_read+0x40>)
    1548:	6830      	ldr	r0, [r6, #0]
    154a:	0021      	movs	r1, r4
    154c:	682b      	ldr	r3, [r5, #0]
    154e:	4798      	blx	r3
		ptr++;
    1550:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    1552:	42bc      	cmp	r4, r7
    1554:	d1f8      	bne.n	1548 <_read+0x18>
		nChars++;
	}
	return nChars;
}
    1556:	4640      	mov	r0, r8
    1558:	bc04      	pop	{r2}
    155a:	4690      	mov	r8, r2
    155c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    155e:	2301      	movs	r3, #1
    1560:	425b      	negs	r3, r3
    1562:	4698      	mov	r8, r3
    1564:	e7f7      	b.n	1556 <_read+0x26>
	for (; len > 0; --len) {
    1566:	4680      	mov	r8, r0
    1568:	e7f5      	b.n	1556 <_read+0x26>
    156a:	46c0      	nop			; (mov r8, r8)
    156c:	200000f8 	.word	0x200000f8
    1570:	200000f0 	.word	0x200000f0

00001574 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    1574:	b5f0      	push	{r4, r5, r6, r7, lr}
    1576:	46c6      	mov	lr, r8
    1578:	b500      	push	{lr}
    157a:	000e      	movs	r6, r1
    157c:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    157e:	3801      	subs	r0, #1
    1580:	2802      	cmp	r0, #2
    1582:	d810      	bhi.n	15a6 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    1584:	2a00      	cmp	r2, #0
    1586:	d011      	beq.n	15ac <_write+0x38>
    1588:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    158a:	4b0c      	ldr	r3, [pc, #48]	; (15bc <_write+0x48>)
    158c:	4698      	mov	r8, r3
    158e:	4f0c      	ldr	r7, [pc, #48]	; (15c0 <_write+0x4c>)
    1590:	4643      	mov	r3, r8
    1592:	6818      	ldr	r0, [r3, #0]
    1594:	5d31      	ldrb	r1, [r6, r4]
    1596:	683b      	ldr	r3, [r7, #0]
    1598:	4798      	blx	r3
    159a:	2800      	cmp	r0, #0
    159c:	db08      	blt.n	15b0 <_write+0x3c>
			return -1;
		}
		++nChars;
    159e:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    15a0:	42a5      	cmp	r5, r4
    15a2:	d1f5      	bne.n	1590 <_write+0x1c>
    15a4:	e006      	b.n	15b4 <_write+0x40>
		return -1;
    15a6:	2401      	movs	r4, #1
    15a8:	4264      	negs	r4, r4
    15aa:	e003      	b.n	15b4 <_write+0x40>
	for (; len != 0; --len) {
    15ac:	0014      	movs	r4, r2
    15ae:	e001      	b.n	15b4 <_write+0x40>
			return -1;
    15b0:	2401      	movs	r4, #1
    15b2:	4264      	negs	r4, r4
	}
	return nChars;
}
    15b4:	0020      	movs	r0, r4
    15b6:	bc04      	pop	{r2}
    15b8:	4690      	mov	r8, r2
    15ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    15bc:	200000f8 	.word	0x200000f8
    15c0:	200000f4 	.word	0x200000f4

000015c4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    15c4:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    15c6:	4a06      	ldr	r2, [pc, #24]	; (15e0 <_sbrk+0x1c>)
    15c8:	6812      	ldr	r2, [r2, #0]
    15ca:	2a00      	cmp	r2, #0
    15cc:	d004      	beq.n	15d8 <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    15ce:	4a04      	ldr	r2, [pc, #16]	; (15e0 <_sbrk+0x1c>)
    15d0:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    15d2:	18c3      	adds	r3, r0, r3
    15d4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    15d6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    15d8:	4902      	ldr	r1, [pc, #8]	; (15e4 <_sbrk+0x20>)
    15da:	4a01      	ldr	r2, [pc, #4]	; (15e0 <_sbrk+0x1c>)
    15dc:	6011      	str	r1, [r2, #0]
    15de:	e7f6      	b.n	15ce <_sbrk+0xa>
    15e0:	200000cc 	.word	0x200000cc
    15e4:	20002178 	.word	0x20002178

000015e8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
    15e8:	2001      	movs	r0, #1
    15ea:	4240      	negs	r0, r0
    15ec:	4770      	bx	lr

000015ee <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    15ee:	2380      	movs	r3, #128	; 0x80
    15f0:	019b      	lsls	r3, r3, #6
    15f2:	604b      	str	r3, [r1, #4]

	return 0;
}
    15f4:	2000      	movs	r0, #0
    15f6:	4770      	bx	lr

000015f8 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    15f8:	2001      	movs	r0, #1
    15fa:	4770      	bx	lr

000015fc <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    15fc:	2000      	movs	r0, #0
    15fe:	4770      	bx	lr

00001600 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    1600:	b570      	push	{r4, r5, r6, lr}
    1602:	b082      	sub	sp, #8
    1604:	0005      	movs	r5, r0
    1606:	000e      	movs	r6, r1
	uint16_t temp = 0;
    1608:	2200      	movs	r2, #0
    160a:	466b      	mov	r3, sp
    160c:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    160e:	4c06      	ldr	r4, [pc, #24]	; (1628 <usart_serial_getchar+0x28>)
    1610:	466b      	mov	r3, sp
    1612:	1d99      	adds	r1, r3, #6
    1614:	0028      	movs	r0, r5
    1616:	47a0      	blx	r4
    1618:	2800      	cmp	r0, #0
    161a:	d1f9      	bne.n	1610 <usart_serial_getchar+0x10>

	*c = temp;
    161c:	466b      	mov	r3, sp
    161e:	3306      	adds	r3, #6
    1620:	881b      	ldrh	r3, [r3, #0]
    1622:	7033      	strb	r3, [r6, #0]
}
    1624:	b002      	add	sp, #8
    1626:	bd70      	pop	{r4, r5, r6, pc}
    1628:	000009f3 	.word	0x000009f3

0000162c <usart_serial_putchar>:
{
    162c:	b570      	push	{r4, r5, r6, lr}
    162e:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    1630:	b28c      	uxth	r4, r1
    1632:	4e03      	ldr	r6, [pc, #12]	; (1640 <usart_serial_putchar+0x14>)
    1634:	0021      	movs	r1, r4
    1636:	0028      	movs	r0, r5
    1638:	47b0      	blx	r6
    163a:	2800      	cmp	r0, #0
    163c:	d1fa      	bne.n	1634 <usart_serial_putchar+0x8>
}
    163e:	bd70      	pop	{r4, r5, r6, pc}
    1640:	000009cd 	.word	0x000009cd

00001644 <configure_console>:
#include "config_usart.h"

void configure_console(void)
{
    1644:	b570      	push	{r4, r5, r6, lr}
    1646:	b090      	sub	sp, #64	; 0x40
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1648:	2380      	movs	r3, #128	; 0x80
    164a:	05db      	lsls	r3, r3, #23
    164c:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    164e:	2300      	movs	r3, #0
    1650:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    1652:	22ff      	movs	r2, #255	; 0xff
    1654:	4669      	mov	r1, sp
    1656:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1658:	2200      	movs	r2, #0
    165a:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    165c:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    165e:	2196      	movs	r1, #150	; 0x96
    1660:	0189      	lsls	r1, r1, #6
    1662:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    1664:	2101      	movs	r1, #1
    1666:	2024      	movs	r0, #36	; 0x24
    1668:	466c      	mov	r4, sp
    166a:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    166c:	3001      	adds	r0, #1
    166e:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1670:	3125      	adds	r1, #37	; 0x25
    1672:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    1674:	3101      	adds	r1, #1
    1676:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1678:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    167a:	3105      	adds	r1, #5
    167c:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    167e:	3101      	adds	r1, #1
    1680:	5463      	strb	r3, [r4, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    1682:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    1684:	8223      	strh	r3, [r4, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    1686:	76e3      	strb	r3, [r4, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    1688:	7622      	strb	r2, [r4, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    168a:	7722      	strb	r2, [r4, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    168c:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    168e:	2313      	movs	r3, #19
    1690:	76a3      	strb	r3, [r4, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    1692:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart;
	usart_get_config_defaults(&config_usart);

	config_usart.baudrate    = SERCOMBAUD;
	config_usart.mux_setting = SERCOMMUX;
    1694:	2380      	movs	r3, #128	; 0x80
    1696:	035b      	lsls	r3, r3, #13
    1698:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = SERCOMPAD0;
    169a:	4b1e      	ldr	r3, [pc, #120]	; (1714 <configure_console+0xd0>)
    169c:	930c      	str	r3, [sp, #48]	; 0x30
	config_usart.pinmux_pad1 = SERCOMPAD1;
    169e:	4b1e      	ldr	r3, [pc, #120]	; (1718 <configure_console+0xd4>)
    16a0:	930d      	str	r3, [sp, #52]	; 0x34
	config_usart.pinmux_pad2 = SERCOMPAD2;
    16a2:	2301      	movs	r3, #1
    16a4:	425b      	negs	r3, r3
    16a6:	930e      	str	r3, [sp, #56]	; 0x38
	config_usart.pinmux_pad3 = SERCOMPAD3;
    16a8:	930f      	str	r3, [sp, #60]	; 0x3c

	while (usart_init(&usart_instance,	 SERCOMMODULE, &config_usart) != STATUS_OK) { }
    16aa:	4d1c      	ldr	r5, [pc, #112]	; (171c <configure_console+0xd8>)
    16ac:	4c1c      	ldr	r4, [pc, #112]	; (1720 <configure_console+0xdc>)
    16ae:	466a      	mov	r2, sp
    16b0:	491c      	ldr	r1, [pc, #112]	; (1724 <configure_console+0xe0>)
    16b2:	0028      	movs	r0, r5
    16b4:	47a0      	blx	r4
    16b6:	2800      	cmp	r0, #0
    16b8:	d1f9      	bne.n	16ae <configure_console+0x6a>
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    16ba:	4c18      	ldr	r4, [pc, #96]	; (171c <configure_console+0xd8>)
    16bc:	4b1a      	ldr	r3, [pc, #104]	; (1728 <configure_console+0xe4>)
    16be:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    16c0:	4a1a      	ldr	r2, [pc, #104]	; (172c <configure_console+0xe8>)
    16c2:	4b1b      	ldr	r3, [pc, #108]	; (1730 <configure_console+0xec>)
    16c4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    16c6:	4a1b      	ldr	r2, [pc, #108]	; (1734 <configure_console+0xf0>)
    16c8:	4b1b      	ldr	r3, [pc, #108]	; (1738 <configure_console+0xf4>)
    16ca:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    16cc:	466a      	mov	r2, sp
    16ce:	4915      	ldr	r1, [pc, #84]	; (1724 <configure_console+0xe0>)
    16d0:	0020      	movs	r0, r4
    16d2:	4b13      	ldr	r3, [pc, #76]	; (1720 <configure_console+0xdc>)
    16d4:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    16d6:	4e19      	ldr	r6, [pc, #100]	; (173c <configure_console+0xf8>)
    16d8:	6833      	ldr	r3, [r6, #0]
    16da:	6898      	ldr	r0, [r3, #8]
    16dc:	2100      	movs	r1, #0
    16de:	4d18      	ldr	r5, [pc, #96]	; (1740 <configure_console+0xfc>)
    16e0:	47a8      	blx	r5
	setbuf(stdin, NULL);
    16e2:	6833      	ldr	r3, [r6, #0]
    16e4:	6858      	ldr	r0, [r3, #4]
    16e6:	2100      	movs	r1, #0
    16e8:	47a8      	blx	r5
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    16ea:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    16ec:	0028      	movs	r0, r5
    16ee:	4b15      	ldr	r3, [pc, #84]	; (1744 <configure_console+0x100>)
    16f0:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    16f2:	231f      	movs	r3, #31
    16f4:	4018      	ands	r0, r3
    16f6:	3b1e      	subs	r3, #30
    16f8:	4083      	lsls	r3, r0
    16fa:	4a13      	ldr	r2, [pc, #76]	; (1748 <configure_console+0x104>)
    16fc:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    16fe:	6822      	ldr	r2, [r4, #0]
	return (usart_hw->SYNCBUSY.reg);
    1700:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    1702:	2b00      	cmp	r3, #0
    1704:	d1fc      	bne.n	1700 <configure_console+0xbc>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1706:	682b      	ldr	r3, [r5, #0]
    1708:	2202      	movs	r2, #2
    170a:	4313      	orrs	r3, r2
    170c:	602b      	str	r3, [r5, #0]

	stdio_serial_init(&usart_instance, SERCOMMODULE, &config_usart);
	usart_enable(&usart_instance);
}
    170e:	b010      	add	sp, #64	; 0x40
    1710:	bd70      	pop	{r4, r5, r6, pc}
    1712:	46c0      	nop			; (mov r8, r8)
    1714:	00080003 	.word	0x00080003
    1718:	00090003 	.word	0x00090003
    171c:	200000fc 	.word	0x200000fc
    1720:	00000691 	.word	0x00000691
    1724:	42001000 	.word	0x42001000
    1728:	200000f8 	.word	0x200000f8
    172c:	0000162d 	.word	0x0000162d
    1730:	200000f4 	.word	0x200000f4
    1734:	00001601 	.word	0x00001601
    1738:	200000f0 	.word	0x200000f0
    173c:	20000010 	.word	0x20000010
    1740:	00001f59 	.word	0x00001f59
    1744:	00000601 	.word	0x00000601
    1748:	e000e100 	.word	0xe000e100

0000174c <configure_usart_USB>:
}


/**************************SERCOM STUFF*******************************/
void configure_usart_USB(void)
{
    174c:	b530      	push	{r4, r5, lr}
    174e:	b091      	sub	sp, #68	; 0x44
	config->data_order       = USART_DATAORDER_LSB;
    1750:	2380      	movs	r3, #128	; 0x80
    1752:	05db      	lsls	r3, r3, #23
    1754:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1756:	2300      	movs	r3, #0
    1758:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    175a:	22ff      	movs	r2, #255	; 0xff
    175c:	4669      	mov	r1, sp
    175e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1760:	2200      	movs	r2, #0
    1762:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1764:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
    1766:	2196      	movs	r1, #150	; 0x96
    1768:	0189      	lsls	r1, r1, #6
    176a:	9108      	str	r1, [sp, #32]
	config->receiver_enable  = true;
    176c:	2101      	movs	r1, #1
    176e:	2024      	movs	r0, #36	; 0x24
    1770:	466c      	mov	r4, sp
    1772:	5421      	strb	r1, [r4, r0]
	config->transmitter_enable = true;
    1774:	3001      	adds	r0, #1
    1776:	5421      	strb	r1, [r4, r0]
	config->clock_polarity_inverted = false;
    1778:	3125      	adds	r1, #37	; 0x25
    177a:	5463      	strb	r3, [r4, r1]
	config->use_external_clock = false;
    177c:	3101      	adds	r1, #1
    177e:	5463      	strb	r3, [r4, r1]
	config->ext_clock_freq   = 0;
    1780:	930a      	str	r3, [sp, #40]	; 0x28
	config->run_in_standby   = false;
    1782:	3105      	adds	r1, #5
    1784:	5463      	strb	r3, [r4, r1]
	config->generator_source = GCLK_GENERATOR_0;
    1786:	3101      	adds	r1, #1
    1788:	5463      	strb	r3, [r4, r1]
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    178a:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    178c:	8223      	strh	r3, [r4, #16]
	config->lin_slave_enable      = false;
    178e:	76e3      	strb	r3, [r4, #27]
	config->immediate_buffer_overflow_notification  = false;
    1790:	7622      	strb	r2, [r4, #24]
	config->start_frame_detection_enable            = false;
    1792:	7722      	strb	r2, [r4, #28]
	config->encoding_format_enable                  = false;
    1794:	7662      	strb	r2, [r4, #25]
	config->receive_pulse_length                    = 19;
    1796:	2313      	movs	r3, #19
    1798:	76a3      	strb	r3, [r4, #26]
	config->collision_detection_enable              = false;
    179a:	7762      	strb	r2, [r4, #29]
	struct usart_config config_usart_USB;
	usart_get_config_defaults(&config_usart_USB);

		config_usart_USB.baudrate    = 9600;
		config_usart_USB.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    179c:	2380      	movs	r3, #128	; 0x80
    179e:	035b      	lsls	r3, r3, #13
    17a0:	9303      	str	r3, [sp, #12]
		config_usart_USB.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    17a2:	4b12      	ldr	r3, [pc, #72]	; (17ec <configure_usart_USB+0xa0>)
    17a4:	930c      	str	r3, [sp, #48]	; 0x30
		config_usart_USB.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    17a6:	4b12      	ldr	r3, [pc, #72]	; (17f0 <configure_usart_USB+0xa4>)
    17a8:	930d      	str	r3, [sp, #52]	; 0x34
		config_usart_USB.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    17aa:	2301      	movs	r3, #1
    17ac:	425b      	negs	r3, r3
    17ae:	930e      	str	r3, [sp, #56]	; 0x38
		config_usart_USB.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    17b0:	930f      	str	r3, [sp, #60]	; 0x3c
		while (usart_init(&usart_USB,
    17b2:	4d10      	ldr	r5, [pc, #64]	; (17f4 <configure_usart_USB+0xa8>)
    17b4:	4c10      	ldr	r4, [pc, #64]	; (17f8 <configure_usart_USB+0xac>)
    17b6:	466a      	mov	r2, sp
    17b8:	4910      	ldr	r1, [pc, #64]	; (17fc <configure_usart_USB+0xb0>)
    17ba:	0028      	movs	r0, r5
    17bc:	47a0      	blx	r4
    17be:	2800      	cmp	r0, #0
    17c0:	d1f9      	bne.n	17b6 <configure_usart_USB+0x6a>
	SercomUsart *const usart_hw = &(module->hw->USART);
    17c2:	4d0c      	ldr	r5, [pc, #48]	; (17f4 <configure_usart_USB+0xa8>)
    17c4:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    17c6:	0020      	movs	r0, r4
    17c8:	4b0d      	ldr	r3, [pc, #52]	; (1800 <configure_usart_USB+0xb4>)
    17ca:	4798      	blx	r3
    17cc:	231f      	movs	r3, #31
    17ce:	4018      	ands	r0, r3
    17d0:	3b1e      	subs	r3, #30
    17d2:	4083      	lsls	r3, r0
    17d4:	4a0b      	ldr	r2, [pc, #44]	; (1804 <configure_usart_USB+0xb8>)
    17d6:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    17d8:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    17da:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    17dc:	2b00      	cmp	r3, #0
    17de:	d1fc      	bne.n	17da <configure_usart_USB+0x8e>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    17e0:	6823      	ldr	r3, [r4, #0]
    17e2:	2202      	movs	r2, #2
    17e4:	4313      	orrs	r3, r2
    17e6:	6023      	str	r3, [r4, #0]
		EDBG_CDC_MODULE, &config_usart_USB) != STATUS_OK) {
		}

	usart_enable(&usart_USB);
}
    17e8:	b011      	add	sp, #68	; 0x44
    17ea:	bd30      	pop	{r4, r5, pc}
    17ec:	00160002 	.word	0x00160002
    17f0:	00170002 	.word	0x00170002
    17f4:	20000134 	.word	0x20000134
    17f8:	00000691 	.word	0x00000691
    17fc:	42001400 	.word	0x42001400
    1800:	00000601 	.word	0x00000601
    1804:	e000e100 	.word	0xe000e100

00001808 <LCD_Fast_Fill>:
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
	REG_PORT_OUTSET1 = LCD_CS;
}

void LCD_Fast_Fill(int ch, int cl, long pix)
{
    1808:	b570      	push	{r4, r5, r6, lr}
	int blocks;

	REG_PORT_OUTCLR1 = 0x0000ffff;
    180a:	4c19      	ldr	r4, [pc, #100]	; (1870 <LCD_Fast_Fill+0x68>)
    180c:	4b19      	ldr	r3, [pc, #100]	; (1874 <LCD_Fast_Fill+0x6c>)
    180e:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTSET1 = (ch << 8) | cl;
    1810:	0200      	lsls	r0, r0, #8
    1812:	4301      	orrs	r1, r0
    1814:	4b18      	ldr	r3, [pc, #96]	; (1878 <LCD_Fast_Fill+0x70>)
    1816:	6019      	str	r1, [r3, #0]

	blocks = pix/16;
    1818:	17d3      	asrs	r3, r2, #31
    181a:	260f      	movs	r6, #15
    181c:	401e      	ands	r6, r3
    181e:	18b6      	adds	r6, r6, r2
    1820:	1136      	asrs	r6, r6, #4
	for (int i=0; i<blocks; i++)
    1822:	2500      	movs	r5, #0
    1824:	2e00      	cmp	r6, #0
    1826:	dd0c      	ble.n	1842 <LCD_Fast_Fill+0x3a>
	{
		for (int j=0; j<16; j++)
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    1828:	4c12      	ldr	r4, [pc, #72]	; (1874 <LCD_Fast_Fill+0x6c>)
    182a:	2180      	movs	r1, #128	; 0x80
    182c:	0289      	lsls	r1, r1, #10
			REG_PORT_OUTSET1 = LCD_WR;
    182e:	4812      	ldr	r0, [pc, #72]	; (1878 <LCD_Fast_Fill+0x70>)
{
    1830:	2310      	movs	r3, #16
			REG_PORT_OUTCLR1 = LCD_WR;
    1832:	6021      	str	r1, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    1834:	6001      	str	r1, [r0, #0]
    1836:	3b01      	subs	r3, #1
		for (int j=0; j<16; j++)
    1838:	2b00      	cmp	r3, #0
    183a:	d1fa      	bne.n	1832 <LCD_Fast_Fill+0x2a>
	for (int i=0; i<blocks; i++)
    183c:	3501      	adds	r5, #1
    183e:	42ae      	cmp	r6, r5
    1840:	d1f6      	bne.n	1830 <LCD_Fast_Fill+0x28>
		}
	}
	
	if ((pix % 16) != 0)
    1842:	0713      	lsls	r3, r2, #28
    1844:	d013      	beq.n	186e <LCD_Fast_Fill+0x66>
		for (int i=0; i<(pix % 16)+1; i++)
    1846:	17d3      	asrs	r3, r2, #31
    1848:	0f1b      	lsrs	r3, r3, #28
    184a:	18d2      	adds	r2, r2, r3
    184c:	210f      	movs	r1, #15
    184e:	4011      	ands	r1, r2
    1850:	1ac9      	subs	r1, r1, r3
    1852:	1c4b      	adds	r3, r1, #1
    1854:	2b00      	cmp	r3, #0
    1856:	dd0a      	ble.n	186e <LCD_Fast_Fill+0x66>
    1858:	0019      	movs	r1, r3
    185a:	2300      	movs	r3, #0
		{
			REG_PORT_OUTCLR1 = LCD_WR;
    185c:	4c05      	ldr	r4, [pc, #20]	; (1874 <LCD_Fast_Fill+0x6c>)
    185e:	2280      	movs	r2, #128	; 0x80
    1860:	0292      	lsls	r2, r2, #10
			REG_PORT_OUTSET1 = LCD_WR;
    1862:	4805      	ldr	r0, [pc, #20]	; (1878 <LCD_Fast_Fill+0x70>)
			REG_PORT_OUTCLR1 = LCD_WR;
    1864:	6022      	str	r2, [r4, #0]
			REG_PORT_OUTSET1 = LCD_WR;
    1866:	6002      	str	r2, [r0, #0]
		for (int i=0; i<(pix % 16)+1; i++)
    1868:	3301      	adds	r3, #1
    186a:	4299      	cmp	r1, r3
    186c:	d1fa      	bne.n	1864 <LCD_Fast_Fill+0x5c>
		}
}
    186e:	bd70      	pop	{r4, r5, r6, pc}
    1870:	0000ffff 	.word	0x0000ffff
    1874:	41004494 	.word	0x41004494
    1878:	41004498 	.word	0x41004498

0000187c <setColorRGB>:
	setXY(0,0,display_X_size,display_Y_size);
}

void setColorRGB(unsigned char r, unsigned char g, 
		unsigned char b)
{
    187c:	b510      	push	{r4, lr}
	fore_Color_High = ((r&248)|g>>5);
    187e:	094b      	lsrs	r3, r1, #5
    1880:	2407      	movs	r4, #7
    1882:	43a0      	bics	r0, r4
    1884:	4318      	orrs	r0, r3
    1886:	4b05      	ldr	r3, [pc, #20]	; (189c <setColorRGB+0x20>)
    1888:	8018      	strh	r0, [r3, #0]
	fore_Color_Low = ((g&28)<<3|b>>3);
    188a:	00c9      	lsls	r1, r1, #3
    188c:	23e0      	movs	r3, #224	; 0xe0
    188e:	4019      	ands	r1, r3
    1890:	08d2      	lsrs	r2, r2, #3
    1892:	430a      	orrs	r2, r1
    1894:	4b02      	ldr	r3, [pc, #8]	; (18a0 <setColorRGB+0x24>)
    1896:	801a      	strh	r2, [r3, #0]
}
    1898:	bd10      	pop	{r4, pc}
    189a:	46c0      	nop			; (mov r8, r8)
    189c:	2000016a 	.word	0x2000016a
    18a0:	2000016c 	.word	0x2000016c

000018a4 <LCD_Write_Bus>:
	LCD_Write_COM16(0x2c,0x00);
}


void LCD_Write_Bus(char VH, char VL)
{
    18a4:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = 0x0000ffff;
    18a6:	4c06      	ldr	r4, [pc, #24]	; (18c0 <LCD_Write_Bus+0x1c>)
    18a8:	4b06      	ldr	r3, [pc, #24]	; (18c4 <LCD_Write_Bus+0x20>)
    18aa:	6023      	str	r3, [r4, #0]
	REG_PORT_OUTSET1 = (VH << 8) | VL;
    18ac:	0200      	lsls	r0, r0, #8
    18ae:	4301      	orrs	r1, r0
    18b0:	4b05      	ldr	r3, [pc, #20]	; (18c8 <LCD_Write_Bus+0x24>)
    18b2:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    18b4:	2280      	movs	r2, #128	; 0x80
    18b6:	0292      	lsls	r2, r2, #10
    18b8:	6022      	str	r2, [r4, #0]
	REG_PORT_OUTSET1 = LCD_WR;
    18ba:	601a      	str	r2, [r3, #0]

}
    18bc:	bd10      	pop	{r4, pc}
    18be:	46c0      	nop			; (mov r8, r8)
    18c0:	41004494 	.word	0x41004494
    18c4:	0000ffff 	.word	0x0000ffff
    18c8:	41004498 	.word	0x41004498

000018cc <LCD_Write_COM16>:

void LCD_Write_COM16(char VH, char VL)
{
    18cc:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_DC;
    18ce:	2280      	movs	r2, #128	; 0x80
    18d0:	0412      	lsls	r2, r2, #16
    18d2:	4b02      	ldr	r3, [pc, #8]	; (18dc <LCD_Write_COM16+0x10>)
    18d4:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(VH,VL);
    18d6:	4b02      	ldr	r3, [pc, #8]	; (18e0 <LCD_Write_COM16+0x14>)
    18d8:	4798      	blx	r3
}
    18da:	bd10      	pop	{r4, pc}
    18dc:	41004494 	.word	0x41004494
    18e0:	000018a5 	.word	0x000018a5

000018e4 <LCD_Write_DATA8>:
	REG_PORT_OUTSET1 = LCD_DC;
	LCD_Write_Bus(VH,VL);
}

void LCD_Write_DATA8(char VL)
{
    18e4:	b510      	push	{r4, lr}
    18e6:	0001      	movs	r1, r0
	REG_PORT_OUTSET1 = LCD_DC;
    18e8:	2280      	movs	r2, #128	; 0x80
    18ea:	0412      	lsls	r2, r2, #16
    18ec:	4b02      	ldr	r3, [pc, #8]	; (18f8 <LCD_Write_DATA8+0x14>)
    18ee:	601a      	str	r2, [r3, #0]
	LCD_Write_Bus(0x00, VL);
    18f0:	2000      	movs	r0, #0
    18f2:	4b02      	ldr	r3, [pc, #8]	; (18fc <LCD_Write_DATA8+0x18>)
    18f4:	4798      	blx	r3
}
    18f6:	bd10      	pop	{r4, pc}
    18f8:	41004498 	.word	0x41004498
    18fc:	000018a5 	.word	0x000018a5

00001900 <setXY>:
{
    1900:	b5f0      	push	{r4, r5, r6, r7, lr}
    1902:	b083      	sub	sp, #12
    1904:	000e      	movs	r6, r1
    1906:	9300      	str	r3, [sp, #0]
	y1=display_Y_size-y1;
    1908:	4b1c      	ldr	r3, [pc, #112]	; (197c <setXY+0x7c>)
    190a:	881d      	ldrh	r5, [r3, #0]
    190c:	1a28      	subs	r0, r5, r0
    190e:	b287      	uxth	r7, r0
	y2=display_Y_size-y2;
    1910:	1aad      	subs	r5, r5, r2
    1912:	b2ad      	uxth	r5, r5
	LCD_Write_COM16(0x2a,0x00);
    1914:	2100      	movs	r1, #0
    1916:	202a      	movs	r0, #42	; 0x2a
    1918:	4c19      	ldr	r4, [pc, #100]	; (1980 <setXY+0x80>)
    191a:	47a0      	blx	r4
	LCD_Write_DATA8(x1>>8);
    191c:	9601      	str	r6, [sp, #4]
    191e:	0a30      	lsrs	r0, r6, #8
    1920:	4e18      	ldr	r6, [pc, #96]	; (1984 <setXY+0x84>)
    1922:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x01);
    1924:	2101      	movs	r1, #1
    1926:	202a      	movs	r0, #42	; 0x2a
    1928:	47a0      	blx	r4
	LCD_Write_DATA8(x1);
    192a:	466b      	mov	r3, sp
    192c:	7918      	ldrb	r0, [r3, #4]
    192e:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x02);
    1930:	2102      	movs	r1, #2
    1932:	202a      	movs	r0, #42	; 0x2a
    1934:	47a0      	blx	r4
	LCD_Write_DATA8(x2>>8);
    1936:	9b00      	ldr	r3, [sp, #0]
    1938:	0a18      	lsrs	r0, r3, #8
    193a:	47b0      	blx	r6
	LCD_Write_COM16(0x2a,0x03);
    193c:	2103      	movs	r1, #3
    193e:	202a      	movs	r0, #42	; 0x2a
    1940:	47a0      	blx	r4
	LCD_Write_DATA8(x2);
    1942:	466b      	mov	r3, sp
    1944:	7818      	ldrb	r0, [r3, #0]
    1946:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x00);
    1948:	2100      	movs	r1, #0
    194a:	202b      	movs	r0, #43	; 0x2b
    194c:	47a0      	blx	r4
	LCD_Write_DATA8(y1>>8);
    194e:	0a28      	lsrs	r0, r5, #8
    1950:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x01);
    1952:	2101      	movs	r1, #1
    1954:	202b      	movs	r0, #43	; 0x2b
    1956:	47a0      	blx	r4
	LCD_Write_DATA8(y1);
    1958:	b2e8      	uxtb	r0, r5
    195a:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x02);
    195c:	2102      	movs	r1, #2
    195e:	202b      	movs	r0, #43	; 0x2b
    1960:	47a0      	blx	r4
	LCD_Write_DATA8(y2>>8);
    1962:	0a38      	lsrs	r0, r7, #8
    1964:	47b0      	blx	r6
	LCD_Write_COM16(0x2b,0x03);
    1966:	2103      	movs	r1, #3
    1968:	202b      	movs	r0, #43	; 0x2b
    196a:	47a0      	blx	r4
	LCD_Write_DATA8(y2);
    196c:	b2f8      	uxtb	r0, r7
    196e:	47b0      	blx	r6
	LCD_Write_COM16(0x2c,0x00);
    1970:	2100      	movs	r1, #0
    1972:	202c      	movs	r0, #44	; 0x2c
    1974:	47a0      	blx	r4
}
    1976:	b003      	add	sp, #12
    1978:	bdf0      	pop	{r4, r5, r6, r7, pc}
    197a:	46c0      	nop			; (mov r8, r8)
    197c:	2000000c 	.word	0x2000000c
    1980:	000018cd 	.word	0x000018cd
    1984:	000018e5 	.word	0x000018e5

00001988 <fillRect>:
{
    1988:	b5f0      	push	{r4, r5, r6, r7, lr}
    198a:	46ce      	mov	lr, r9
    198c:	4647      	mov	r7, r8
    198e:	b580      	push	{r7, lr}
    1990:	b083      	sub	sp, #12
    1992:	4681      	mov	r9, r0
    1994:	4688      	mov	r8, r1
    1996:	0015      	movs	r5, r2
    1998:	001c      	movs	r4, r3
	if (x1>x2)
    199a:	4290      	cmp	r0, r2
    199c:	dd02      	ble.n	19a4 <fillRect+0x1c>
    199e:	0403      	lsls	r3, r0, #16
		SwapUint16(x1, x2);
    19a0:	4691      	mov	r9, r2
    19a2:	0c1d      	lsrs	r5, r3, #16
	if (y1>y2)
    19a4:	45a0      	cmp	r8, r4
    19a6:	dd03      	ble.n	19b0 <fillRect+0x28>
    19a8:	4643      	mov	r3, r8
    19aa:	041b      	lsls	r3, r3, #16
		SwapUint16(y1, y2);
    19ac:	46a0      	mov	r8, r4
    19ae:	0c1c      	lsrs	r4, r3, #16
	REG_PORT_OUTCLR1 = LCD_CS;
    19b0:	2780      	movs	r7, #128	; 0x80
    19b2:	03ff      	lsls	r7, r7, #15
    19b4:	4b12      	ldr	r3, [pc, #72]	; (1a00 <fillRect+0x78>)
    19b6:	601f      	str	r7, [r3, #0]
	setXY(x1, y1, x2, y2);
    19b8:	b2a3      	uxth	r3, r4
    19ba:	b2aa      	uxth	r2, r5
    19bc:	4641      	mov	r1, r8
    19be:	4668      	mov	r0, sp
    19c0:	80c1      	strh	r1, [r0, #6]
    19c2:	88c1      	ldrh	r1, [r0, #6]
    19c4:	4648      	mov	r0, r9
    19c6:	466e      	mov	r6, sp
    19c8:	80f0      	strh	r0, [r6, #6]
    19ca:	88f0      	ldrh	r0, [r6, #6]
    19cc:	4e0d      	ldr	r6, [pc, #52]	; (1a04 <fillRect+0x7c>)
    19ce:	47b0      	blx	r6
	REG_PORT_OUTSET1 = LCD_DC;
    19d0:	4e0d      	ldr	r6, [pc, #52]	; (1a08 <fillRect+0x80>)
    19d2:	2380      	movs	r3, #128	; 0x80
    19d4:	041b      	lsls	r3, r3, #16
    19d6:	6033      	str	r3, [r6, #0]
		(((long)(x2-x1)+1)*((long)(y2-y1)+1)));
    19d8:	464b      	mov	r3, r9
    19da:	1aed      	subs	r5, r5, r3
    19dc:	3501      	adds	r5, #1
    19de:	4643      	mov	r3, r8
    19e0:	1ae2      	subs	r2, r4, r3
    19e2:	3201      	adds	r2, #1
	LCD_Fast_Fill(fore_Color_High, fore_Color_Low, 
    19e4:	436a      	muls	r2, r5
    19e6:	4b09      	ldr	r3, [pc, #36]	; (1a0c <fillRect+0x84>)
    19e8:	8819      	ldrh	r1, [r3, #0]
    19ea:	4b09      	ldr	r3, [pc, #36]	; (1a10 <fillRect+0x88>)
    19ec:	8818      	ldrh	r0, [r3, #0]
    19ee:	4b09      	ldr	r3, [pc, #36]	; (1a14 <fillRect+0x8c>)
    19f0:	4798      	blx	r3
	REG_PORT_OUTSET1 = LCD_CS;
    19f2:	6037      	str	r7, [r6, #0]
}
    19f4:	b003      	add	sp, #12
    19f6:	bc0c      	pop	{r2, r3}
    19f8:	4690      	mov	r8, r2
    19fa:	4699      	mov	r9, r3
    19fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19fe:	46c0      	nop			; (mov r8, r8)
    1a00:	41004494 	.word	0x41004494
    1a04:	00001901 	.word	0x00001901
    1a08:	41004498 	.word	0x41004498
    1a0c:	2000016c 	.word	0x2000016c
    1a10:	2000016a 	.word	0x2000016a
    1a14:	00001809 	.word	0x00001809

00001a18 <clrXY>:
{
    1a18:	b510      	push	{r4, lr}
	setXY(0,0,display_X_size,display_Y_size);
    1a1a:	4b04      	ldr	r3, [pc, #16]	; (1a2c <clrXY+0x14>)
    1a1c:	881b      	ldrh	r3, [r3, #0]
    1a1e:	4a04      	ldr	r2, [pc, #16]	; (1a30 <clrXY+0x18>)
    1a20:	8812      	ldrh	r2, [r2, #0]
    1a22:	2100      	movs	r1, #0
    1a24:	2000      	movs	r0, #0
    1a26:	4c03      	ldr	r4, [pc, #12]	; (1a34 <clrXY+0x1c>)
    1a28:	47a0      	blx	r4
}
    1a2a:	bd10      	pop	{r4, pc}
    1a2c:	2000000c 	.word	0x2000000c
    1a30:	2000000a 	.word	0x2000000a
    1a34:	00001901 	.word	0x00001901

00001a38 <clrScr>:
{
    1a38:	b510      	push	{r4, lr}
	REG_PORT_OUTCLR1 = LCD_CS;
    1a3a:	2280      	movs	r2, #128	; 0x80
    1a3c:	03d2      	lsls	r2, r2, #15
    1a3e:	4b02      	ldr	r3, [pc, #8]	; (1a48 <clrScr+0x10>)
    1a40:	601a      	str	r2, [r3, #0]
	clrXY();
    1a42:	4b02      	ldr	r3, [pc, #8]	; (1a4c <clrScr+0x14>)
    1a44:	4798      	blx	r3
}
    1a46:	bd10      	pop	{r4, pc}
    1a48:	41004494 	.word	0x41004494
    1a4c:	00001a19 	.word	0x00001a19

00001a50 <drawKare>:
//	graphic in the entire project. Please note this is the most
//	space efficient way to do this; a 40x31 bitmap is 930 bytes, 
//	whereas	this is (104*2)+28+20, or 256 bytes.
/*********************************************************************/
void drawKare(int emotion)
{
    1a50:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a52:	b0c1      	sub	sp, #260	; 0x104
    1a54:	0007      	movs	r7, r0
	uint16_t body[104] = {10,10,20,20,20,0,380,10,380,10,390,20,0,
    1a56:	22d0      	movs	r2, #208	; 0xd0
    1a58:	4930      	ldr	r1, [pc, #192]	; (1b1c <drawKare+0xcc>)
    1a5a:	a80c      	add	r0, sp, #48	; 0x30
    1a5c:	4b30      	ldr	r3, [pc, #192]	; (1b20 <drawKare+0xd0>)
    1a5e:	4798      	blx	r3
		50,120,0,130,50,140,0,150,50,160,0,170,50,180,0,190,50,200,
		300,200,370,210,30,220,370,230,30,240,370,250,30,260,370,
		270,90,280,300,290};
		
	//Yeah, these are uint8 arrays.		
	uint8_t happyTerm[28] = {180,80,190,130,170,130,190,140,140,
    1a60:	a805      	add	r0, sp, #20
    1a62:	4b30      	ldr	r3, [pc, #192]	; (1b24 <drawKare+0xd4>)
    1a64:	001a      	movs	r2, r3
    1a66:	3250      	adds	r2, #80	; 0x50
    1a68:	0001      	movs	r1, r0
    1a6a:	ca31      	ldmia	r2!, {r0, r4, r5}
    1a6c:	c131      	stmia	r1!, {r0, r4, r5}
    1a6e:	ca31      	ldmia	r2!, {r0, r4, r5}
    1a70:	c131      	stmia	r1!, {r0, r4, r5}
    1a72:	6812      	ldr	r2, [r2, #0]
    1a74:	600a      	str	r2, [r1, #0]
		60,150,100,210,60,220,100,130,150,140,160,140,160,220,170,
		220,150,230,160};
		
	uint8_t rPiBeret[20] = {120,60,240,80,110,70,120,90,150,
    1a76:	336c      	adds	r3, #108	; 0x6c
    1a78:	466a      	mov	r2, sp
    1a7a:	cb13      	ldmia	r3!, {r0, r1, r4}
    1a7c:	c213      	stmia	r2!, {r0, r1, r4}
    1a7e:	cb03      	ldmia	r3!, {r0, r1}
    1a80:	c203      	stmia	r2!, {r0, r1}
	back_Color_High = ((r&248)|g>>5);
    1a82:	2300      	movs	r3, #0
    1a84:	4a28      	ldr	r2, [pc, #160]	; (1b28 <drawKare+0xd8>)
    1a86:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1a88:	4a28      	ldr	r2, [pc, #160]	; (1b2c <drawKare+0xdc>)
    1a8a:	8013      	strh	r3, [r2, #0]
    1a8c:	ac0c      	add	r4, sp, #48	; 0x30
    1a8e:	ae40      	add	r6, sp, #256	; 0x100

	setBackColorRGB(0,0,0);
		
	for(int i = 0; i < 104; i = i+4)
	{
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1a90:	4d27      	ldr	r5, [pc, #156]	; (1b30 <drawKare+0xe0>)
		((body[i+1]/iSv)+(offsetGraphicY)),
		((body[i+2]/iSv)+(offsetGraphicX)),
		((body[i+3]/iSv)+(offsetGraphicY)));
    1a92:	88e3      	ldrh	r3, [r4, #6]
    1a94:	105b      	asrs	r3, r3, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1a96:	3396      	adds	r3, #150	; 0x96
		((body[i+2]/iSv)+(offsetGraphicX)),
    1a98:	88a2      	ldrh	r2, [r4, #4]
    1a9a:	1052      	asrs	r2, r2, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1a9c:	322d      	adds	r2, #45	; 0x2d
    1a9e:	32ff      	adds	r2, #255	; 0xff
		((body[i+1]/iSv)+(offsetGraphicY)),
    1aa0:	8861      	ldrh	r1, [r4, #2]
    1aa2:	1049      	asrs	r1, r1, #1
		fillRect(((body[i]/iSv)+(offsetGraphicX)),
    1aa4:	3196      	adds	r1, #150	; 0x96
    1aa6:	8820      	ldrh	r0, [r4, #0]
    1aa8:	1040      	asrs	r0, r0, #1
    1aaa:	302d      	adds	r0, #45	; 0x2d
    1aac:	30ff      	adds	r0, #255	; 0xff
    1aae:	47a8      	blx	r5
    1ab0:	3408      	adds	r4, #8
	for(int i = 0; i < 104; i = i+4)
    1ab2:	42b4      	cmp	r4, r6
    1ab4:	d1ed      	bne.n	1a92 <drawKare+0x42>
	}
	switch(emotion)
    1ab6:	2f00      	cmp	r7, #0
    1ab8:	d003      	beq.n	1ac2 <drawKare+0x72>
    1aba:	2f01      	cmp	r7, #1
    1abc:	d017      	beq.n	1aee <drawKare+0x9e>
				break;
			case 2:
				//make a sad terminal thing go here
				break;
	}
}
    1abe:	b041      	add	sp, #260	; 0x104
    1ac0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ac2:	ac05      	add	r4, sp, #20
    1ac4:	ae0c      	add	r6, sp, #48	; 0x30
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1ac6:	4d1a      	ldr	r5, [pc, #104]	; (1b30 <drawKare+0xe0>)
					((happyTerm[i+3]/iSv)+(offsetGraphicY)));
    1ac8:	78e3      	ldrb	r3, [r4, #3]
    1aca:	105b      	asrs	r3, r3, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1acc:	3396      	adds	r3, #150	; 0x96
					((happyTerm[i+2]/iSv)+(offsetGraphicX)),
    1ace:	78a2      	ldrb	r2, [r4, #2]
    1ad0:	1052      	asrs	r2, r2, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1ad2:	322d      	adds	r2, #45	; 0x2d
    1ad4:	32ff      	adds	r2, #255	; 0xff
					((happyTerm[i+1]/iSv)+(offsetGraphicY)),
    1ad6:	7861      	ldrb	r1, [r4, #1]
    1ad8:	1049      	asrs	r1, r1, #1
					fillRect(((happyTerm[i]/iSv)+(offsetGraphicX)),
    1ada:	3196      	adds	r1, #150	; 0x96
    1adc:	7820      	ldrb	r0, [r4, #0]
    1ade:	1040      	asrs	r0, r0, #1
    1ae0:	302d      	adds	r0, #45	; 0x2d
    1ae2:	30ff      	adds	r0, #255	; 0xff
    1ae4:	47a8      	blx	r5
    1ae6:	3404      	adds	r4, #4
				for(int i = 0; i < 28; i = i+4)
    1ae8:	42a6      	cmp	r6, r4
    1aea:	d1ed      	bne.n	1ac8 <drawKare+0x78>
    1aec:	e7e7      	b.n	1abe <drawKare+0x6e>
    1aee:	466c      	mov	r4, sp
    1af0:	ae05      	add	r6, sp, #20
					fillRect((
    1af2:	4d0f      	ldr	r5, [pc, #60]	; (1b30 <drawKare+0xe0>)
					((rPiBeret[i+3]/iSv)+(offsetGraphicY)));
    1af4:	78e3      	ldrb	r3, [r4, #3]
    1af6:	105b      	asrs	r3, r3, #1
					fillRect((
    1af8:	3396      	adds	r3, #150	; 0x96
					((rPiBeret[i+2]/iSv)+(offsetGraphicX)),
    1afa:	78a2      	ldrb	r2, [r4, #2]
    1afc:	1052      	asrs	r2, r2, #1
					fillRect((
    1afe:	322d      	adds	r2, #45	; 0x2d
    1b00:	32ff      	adds	r2, #255	; 0xff
					((rPiBeret[i+1]/iSv)+(offsetGraphicY)),
    1b02:	7861      	ldrb	r1, [r4, #1]
    1b04:	1049      	asrs	r1, r1, #1
					fillRect((
    1b06:	3196      	adds	r1, #150	; 0x96
					(rPiBeret[i]/iSv)+(offsetGraphicX)),
    1b08:	7820      	ldrb	r0, [r4, #0]
    1b0a:	1040      	asrs	r0, r0, #1
					fillRect((
    1b0c:	302d      	adds	r0, #45	; 0x2d
    1b0e:	30ff      	adds	r0, #255	; 0xff
    1b10:	47a8      	blx	r5
    1b12:	3404      	adds	r4, #4
				for(int i = 0; i < 20; i = i+4)
    1b14:	42b4      	cmp	r4, r6
    1b16:	d1ed      	bne.n	1af4 <drawKare+0xa4>
    1b18:	e7d1      	b.n	1abe <drawKare+0x6e>
    1b1a:	46c0      	nop			; (mov r8, r8)
    1b1c:	00002f68 	.word	0x00002f68
    1b20:	00001f01 	.word	0x00001f01
    1b24:	00002fe8 	.word	0x00002fe8
    1b28:	2000016e 	.word	0x2000016e
    1b2c:	20000168 	.word	0x20000168
    1b30:	00001989 	.word	0x00001989

00001b34 <InitLCD>:

/**************************InitLCD()**********************************/
void InitLCD(void)
{
    1b34:	b5f0      	push	{r4, r5, r6, r7, lr}
    1b36:	b083      	sub	sp, #12
		0x00,0x44,0x00,0x53,0x00,0x88,0x00,0xB6,0x00,0xF3,0x01,0x22,
		0x01,0x64,0x01,0x92,0x01,0xD4,0x02,0x07,0x02,0x08,0x02,0x34,
		0x02,0x5F,0x02,0x78,0x02,0x94,0x02,0xA6,0x02,0xBB,0x02,0xDB,
		0x02,0xF9,0x03,0x1F,0x03,0x7F};
		
	REG_PORT_DIRSET1 = 0x00010000;
    1b38:	2380      	movs	r3, #128	; 0x80
    1b3a:	025b      	lsls	r3, r3, #9
    1b3c:	4a2b      	ldr	r2, [pc, #172]	; (1bec <InitLCD+0xb8>)
    1b3e:	6013      	str	r3, [r2, #0]
	REG_PORT_OUTSET1 = PORT_PB16;
    1b40:	4c2b      	ldr	r4, [pc, #172]	; (1bf0 <InitLCD+0xbc>)
    1b42:	6023      	str	r3, [r4, #0]
	
	REG_PORT_OUTSET1 = LCD_Reset;
    1b44:	2580      	movs	r5, #128	; 0x80
    1b46:	05ed      	lsls	r5, r5, #23
    1b48:	6025      	str	r5, [r4, #0]
	delay_ms(5);
    1b4a:	2005      	movs	r0, #5
    1b4c:	4f29      	ldr	r7, [pc, #164]	; (1bf4 <InitLCD+0xc0>)
    1b4e:	47b8      	blx	r7
	REG_PORT_OUTCLR1 = LCD_Reset;
    1b50:	4e29      	ldr	r6, [pc, #164]	; (1bf8 <InitLCD+0xc4>)
    1b52:	6035      	str	r5, [r6, #0]
	delay_ms(15);
    1b54:	200f      	movs	r0, #15
    1b56:	47b8      	blx	r7
	REG_PORT_OUTSET1 = LCD_Reset;
    1b58:	6025      	str	r5, [r4, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1b5a:	2380      	movs	r3, #128	; 0x80
    1b5c:	03db      	lsls	r3, r3, #15
    1b5e:	6033      	str	r3, [r6, #0]

	for(int i = 0; i < 70; i++)
    1b60:	2400      	movs	r4, #0
	{
		LCD_Write_COM16(belial[i],mulciber[i]);
    1b62:	4f26      	ldr	r7, [pc, #152]	; (1bfc <InitLCD+0xc8>)
    1b64:	4e26      	ldr	r6, [pc, #152]	; (1c00 <InitLCD+0xcc>)
    1b66:	4d27      	ldr	r5, [pc, #156]	; (1c04 <InitLCD+0xd0>)
    1b68:	5de1      	ldrb	r1, [r4, r7]
    1b6a:	5da0      	ldrb	r0, [r4, r6]
    1b6c:	47a8      	blx	r5
		LCD_Write_DATA8(lucifer[i]);
    1b6e:	4b26      	ldr	r3, [pc, #152]	; (1c08 <InitLCD+0xd4>)
    1b70:	5ce0      	ldrb	r0, [r4, r3]
    1b72:	4b26      	ldr	r3, [pc, #152]	; (1c0c <InitLCD+0xd8>)
    1b74:	4798      	blx	r3
	for(int i = 0; i < 70; i++)
    1b76:	3401      	adds	r4, #1
    1b78:	2c46      	cmp	r4, #70	; 0x46
    1b7a:	d1f5      	bne.n	1b68 <InitLCD+0x34>
    1b7c:	23d1      	movs	r3, #209	; 0xd1
    1b7e:	9301      	str	r3, [sp, #4]
	}
	
	for(char k = 0xD1; k < 0xD6; k++)
		for(int l = 0; l < 48; l++)
		{
			LCD_Write_COM16(k,l);
    1b80:	4d20      	ldr	r5, [pc, #128]	; (1c04 <InitLCD+0xd0>)
			LCD_Write_DATA8(beelzebub[l]);
    1b82:	4f23      	ldr	r7, [pc, #140]	; (1c10 <InitLCD+0xdc>)
    1b84:	4e21      	ldr	r6, [pc, #132]	; (1c0c <InitLCD+0xd8>)
	for(int i = 0; i < 70; i++)
    1b86:	2400      	movs	r4, #0
			LCD_Write_COM16(k,l);
    1b88:	b2e1      	uxtb	r1, r4
    1b8a:	9801      	ldr	r0, [sp, #4]
    1b8c:	47a8      	blx	r5
			LCD_Write_DATA8(beelzebub[l]);
    1b8e:	5de0      	ldrb	r0, [r4, r7]
    1b90:	47b0      	blx	r6
		for(int l = 0; l < 48; l++)
    1b92:	3401      	adds	r4, #1
    1b94:	2c30      	cmp	r4, #48	; 0x30
    1b96:	d1f7      	bne.n	1b88 <InitLCD+0x54>
	for(char k = 0xD1; k < 0xD6; k++)
    1b98:	9b01      	ldr	r3, [sp, #4]
    1b9a:	3301      	adds	r3, #1
    1b9c:	b2db      	uxtb	r3, r3
    1b9e:	9301      	str	r3, [sp, #4]
    1ba0:	2bd6      	cmp	r3, #214	; 0xd6
    1ba2:	d1f0      	bne.n	1b86 <InitLCD+0x52>
		}
		
  	LCD_Write_COM16(0x11,0x00);   //Start Up  
    1ba4:	2100      	movs	r1, #0
    1ba6:	2011      	movs	r0, #17
    1ba8:	4d16      	ldr	r5, [pc, #88]	; (1c04 <InitLCD+0xd0>)
    1baa:	47a8      	blx	r5
  	delay_ms(5);
    1bac:	2005      	movs	r0, #5
    1bae:	4c11      	ldr	r4, [pc, #68]	; (1bf4 <InitLCD+0xc0>)
    1bb0:	47a0      	blx	r4
  	LCD_Write_COM16(0x29,0x00);   //Display On  
    1bb2:	2100      	movs	r1, #0
    1bb4:	2029      	movs	r0, #41	; 0x29
    1bb6:	47a8      	blx	r5
   	delay_ms(5);
    1bb8:	2005      	movs	r0, #5
    1bba:	47a0      	blx	r4
	REG_PORT_OUTSET1 = LCD_CS;
    1bbc:	2280      	movs	r2, #128	; 0x80
    1bbe:	03d2      	lsls	r2, r2, #15
    1bc0:	4b0b      	ldr	r3, [pc, #44]	; (1bf0 <InitLCD+0xbc>)
    1bc2:	601a      	str	r2, [r3, #0]
	
	setColorRGB(0,0,0);
    1bc4:	2200      	movs	r2, #0
    1bc6:	2100      	movs	r1, #0
    1bc8:	2000      	movs	r0, #0
    1bca:	4b12      	ldr	r3, [pc, #72]	; (1c14 <InitLCD+0xe0>)
    1bcc:	4798      	blx	r3
	back_Color_High = ((r&248)|g>>5);
    1bce:	2300      	movs	r3, #0
    1bd0:	4a11      	ldr	r2, [pc, #68]	; (1c18 <InitLCD+0xe4>)
    1bd2:	8013      	strh	r3, [r2, #0]
	back_Color_Low = ((g&28)<<3|b>>3);
    1bd4:	4a11      	ldr	r2, [pc, #68]	; (1c1c <InitLCD+0xe8>)
    1bd6:	8013      	strh	r3, [r2, #0]
	setBackColorRGB(0, 0, 0);
	fillRect(0,0,799,489);
    1bd8:	23ea      	movs	r3, #234	; 0xea
    1bda:	33ff      	adds	r3, #255	; 0xff
    1bdc:	4a10      	ldr	r2, [pc, #64]	; (1c20 <InitLCD+0xec>)
    1bde:	2100      	movs	r1, #0
    1be0:	2000      	movs	r0, #0
    1be2:	4c10      	ldr	r4, [pc, #64]	; (1c24 <InitLCD+0xf0>)
    1be4:	47a0      	blx	r4
}
    1be6:	b003      	add	sp, #12
    1be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bea:	46c0      	nop			; (mov r8, r8)
    1bec:	41004488 	.word	0x41004488
    1bf0:	41004498 	.word	0x41004498
    1bf4:	00000155 	.word	0x00000155
    1bf8:	41004494 	.word	0x41004494
    1bfc:	0000314c 	.word	0x0000314c
    1c00:	00003098 	.word	0x00003098
    1c04:	000018cd 	.word	0x000018cd
    1c08:	000030e0 	.word	0x000030e0
    1c0c:	000018e5 	.word	0x000018e5
    1c10:	00003068 	.word	0x00003068
    1c14:	0000187d 	.word	0x0000187d
    1c18:	2000016e 	.word	0x2000016e
    1c1c:	20000168 	.word	0x20000168
    1c20:	0000031f 	.word	0x0000031f
    1c24:	00001989 	.word	0x00001989

00001c28 <main>:
{
    1c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    1c2a:	46d6      	mov	lr, sl
    1c2c:	464f      	mov	r7, r9
    1c2e:	4646      	mov	r6, r8
    1c30:	b5c0      	push	{r6, r7, lr}
	REG_PORT_DIRSET1 = 0x0000ffff;		//LCD data bus, PB00 - PB15
    1c32:	4b36      	ldr	r3, [pc, #216]	; (1d0c <main+0xe4>)
    1c34:	4e36      	ldr	r6, [pc, #216]	; (1d10 <main+0xe8>)
    1c36:	601e      	str	r6, [r3, #0]
	REG_PORT_DIRSET1 = LCD_Reset;
    1c38:	2580      	movs	r5, #128	; 0x80
    1c3a:	05ed      	lsls	r5, r5, #23
    1c3c:	601d      	str	r5, [r3, #0]
	REG_PORT_DIRSET1 = LCD_CS;
    1c3e:	2480      	movs	r4, #128	; 0x80
    1c40:	03e4      	lsls	r4, r4, #15
    1c42:	601c      	str	r4, [r3, #0]
	REG_PORT_DIRSET1 = LCD_WR;
    1c44:	2080      	movs	r0, #128	; 0x80
    1c46:	0280      	lsls	r0, r0, #10
    1c48:	6018      	str	r0, [r3, #0]
	REG_PORT_DIRSET1 = LCD_DC;
    1c4a:	2180      	movs	r1, #128	; 0x80
    1c4c:	0409      	lsls	r1, r1, #16
    1c4e:	6019      	str	r1, [r3, #0]
	REG_PORT_DIRSET1 = LCD_RD;
    1c50:	2280      	movs	r2, #128	; 0x80
    1c52:	0252      	lsls	r2, r2, #9
    1c54:	601a      	str	r2, [r3, #0]
	REG_PORT_OUTCLR1 = 0x0000ffff;
    1c56:	4b2f      	ldr	r3, [pc, #188]	; (1d14 <main+0xec>)
    1c58:	601e      	str	r6, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_Reset;
    1c5a:	601d      	str	r5, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_CS;
    1c5c:	601c      	str	r4, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_WR;
    1c5e:	6018      	str	r0, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_DC;
    1c60:	6019      	str	r1, [r3, #0]
	REG_PORT_OUTCLR1 = LCD_RD;
    1c62:	601a      	str	r2, [r3, #0]
	system_init();
    1c64:	4b2c      	ldr	r3, [pc, #176]	; (1d18 <main+0xf0>)
    1c66:	4798      	blx	r3
	delay_init();
    1c68:	4b2c      	ldr	r3, [pc, #176]	; (1d1c <main+0xf4>)
    1c6a:	4798      	blx	r3
	configure_usart_USB();
    1c6c:	4b2c      	ldr	r3, [pc, #176]	; (1d20 <main+0xf8>)
    1c6e:	4798      	blx	r3
	configure_console();
    1c70:	4b2c      	ldr	r3, [pc, #176]	; (1d24 <main+0xfc>)
    1c72:	4798      	blx	r3
	printf("Hello World\n\r");
    1c74:	482c      	ldr	r0, [pc, #176]	; (1d28 <main+0x100>)
    1c76:	4b2d      	ldr	r3, [pc, #180]	; (1d2c <main+0x104>)
    1c78:	4798      	blx	r3
	InitLCD();
    1c7a:	4b2d      	ldr	r3, [pc, #180]	; (1d30 <main+0x108>)
    1c7c:	4798      	blx	r3
	clrScr();
    1c7e:	4b2d      	ldr	r3, [pc, #180]	; (1d34 <main+0x10c>)
    1c80:	4798      	blx	r3
	blue = 64;
    1c82:	2640      	movs	r6, #64	; 0x40
	green = 128;
    1c84:	2580      	movs	r5, #128	; 0x80
	red = 0;
    1c86:	2400      	movs	r4, #0
		setColorRGB(red, green, blue);
    1c88:	4b2b      	ldr	r3, [pc, #172]	; (1d38 <main+0x110>)
    1c8a:	469a      	mov	sl, r3
		drawKare(0);
    1c8c:	4b2b      	ldr	r3, [pc, #172]	; (1d3c <main+0x114>)
    1c8e:	4699      	mov	r9, r3
    1c90:	e018      	b.n	1cc4 <main+0x9c>
		if(green > 0 && red == 0)
    1c92:	2d00      	cmp	r5, #0
    1c94:	d036      	beq.n	1d04 <main+0xdc>
    1c96:	2c00      	cmp	r4, #0
    1c98:	d020      	beq.n	1cdc <main+0xb4>
		if(blue > 0 && green == 0)
    1c9a:	2e00      	cmp	r6, #0
    1c9c:	d001      	beq.n	1ca2 <main+0x7a>
    1c9e:	2d00      	cmp	r5, #0
    1ca0:	d023      	beq.n	1cea <main+0xc2>
		setColorRGB(red, green, blue);
    1ca2:	0032      	movs	r2, r6
    1ca4:	0029      	movs	r1, r5
    1ca6:	0020      	movs	r0, r4
    1ca8:	47d0      	blx	sl
		drawKare(0);
    1caa:	2000      	movs	r0, #0
    1cac:	47c8      	blx	r9
		printf("%i,   %i,   %i\n \r", (char) red, green, blue);
    1cae:	0033      	movs	r3, r6
    1cb0:	002a      	movs	r2, r5
    1cb2:	0021      	movs	r1, r4
    1cb4:	4822      	ldr	r0, [pc, #136]	; (1d40 <main+0x118>)
    1cb6:	4f1d      	ldr	r7, [pc, #116]	; (1d2c <main+0x104>)
    1cb8:	47b8      	blx	r7
		usart_write_buffer_wait(&usart_USB, red, 3);
    1cba:	2203      	movs	r2, #3
    1cbc:	0021      	movs	r1, r4
    1cbe:	4821      	ldr	r0, [pc, #132]	; (1d44 <main+0x11c>)
    1cc0:	4b21      	ldr	r3, [pc, #132]	; (1d48 <main+0x120>)
    1cc2:	4798      	blx	r3
		if(red > 0 && blue == 0)
    1cc4:	2c00      	cmp	r4, #0
    1cc6:	d016      	beq.n	1cf6 <main+0xce>
    1cc8:	2e00      	cmp	r6, #0
    1cca:	d1e2      	bne.n	1c92 <main+0x6a>
			red--;
    1ccc:	3c01      	subs	r4, #1
    1cce:	b2e4      	uxtb	r4, r4
			green++;
    1cd0:	3501      	adds	r5, #1
    1cd2:	b2ed      	uxtb	r5, r5
		if(green > 0 && red == 0)
    1cd4:	2d00      	cmp	r5, #0
    1cd6:	d1de      	bne.n	1c96 <main+0x6e>
    1cd8:	002e      	movs	r6, r5
    1cda:	e7e2      	b.n	1ca2 <main+0x7a>
			green--;
    1cdc:	3d01      	subs	r5, #1
    1cde:	b2ed      	uxtb	r5, r5
			blue++;
    1ce0:	3601      	adds	r6, #1
    1ce2:	b2f6      	uxtb	r6, r6
    1ce4:	2400      	movs	r4, #0
    1ce6:	e7d8      	b.n	1c9a <main+0x72>
		if(blue > 0 && green == 0)
    1ce8:	002c      	movs	r4, r5
			red++;
    1cea:	3401      	adds	r4, #1
    1cec:	b2e4      	uxtb	r4, r4
			blue--;
    1cee:	3e01      	subs	r6, #1
    1cf0:	b2f6      	uxtb	r6, r6
    1cf2:	2500      	movs	r5, #0
    1cf4:	e7d5      	b.n	1ca2 <main+0x7a>
		if(green > 0 && red == 0)
    1cf6:	2d00      	cmp	r5, #0
    1cf8:	d1f0      	bne.n	1cdc <main+0xb4>
		if(blue > 0 && green == 0)
    1cfa:	2e00      	cmp	r6, #0
    1cfc:	d1f4      	bne.n	1ce8 <main+0xc0>
    1cfe:	0035      	movs	r5, r6
    1d00:	0034      	movs	r4, r6
    1d02:	e7ce      	b.n	1ca2 <main+0x7a>
    1d04:	1e35      	subs	r5, r6, #0
    1d06:	d1f0      	bne.n	1cea <main+0xc2>
    1d08:	e7cb      	b.n	1ca2 <main+0x7a>
    1d0a:	46c0      	nop			; (mov r8, r8)
    1d0c:	41004488 	.word	0x41004488
    1d10:	0000ffff 	.word	0x0000ffff
    1d14:	41004494 	.word	0x41004494
    1d18:	0000141d 	.word	0x0000141d
    1d1c:	00000115 	.word	0x00000115
    1d20:	0000174d 	.word	0x0000174d
    1d24:	00001645 	.word	0x00001645
    1d28:	00003128 	.word	0x00003128
    1d2c:	00001f25 	.word	0x00001f25
    1d30:	00001b35 	.word	0x00001b35
    1d34:	00001a39 	.word	0x00001a39
    1d38:	0000187d 	.word	0x0000187d
    1d3c:	00001a51 	.word	0x00001a51
    1d40:	00003138 	.word	0x00003138
    1d44:	20000134 	.word	0x20000134
    1d48:	00000a5d 	.word	0x00000a5d

00001d4c <__udivsi3>:
    1d4c:	2200      	movs	r2, #0
    1d4e:	0843      	lsrs	r3, r0, #1
    1d50:	428b      	cmp	r3, r1
    1d52:	d374      	bcc.n	1e3e <__udivsi3+0xf2>
    1d54:	0903      	lsrs	r3, r0, #4
    1d56:	428b      	cmp	r3, r1
    1d58:	d35f      	bcc.n	1e1a <__udivsi3+0xce>
    1d5a:	0a03      	lsrs	r3, r0, #8
    1d5c:	428b      	cmp	r3, r1
    1d5e:	d344      	bcc.n	1dea <__udivsi3+0x9e>
    1d60:	0b03      	lsrs	r3, r0, #12
    1d62:	428b      	cmp	r3, r1
    1d64:	d328      	bcc.n	1db8 <__udivsi3+0x6c>
    1d66:	0c03      	lsrs	r3, r0, #16
    1d68:	428b      	cmp	r3, r1
    1d6a:	d30d      	bcc.n	1d88 <__udivsi3+0x3c>
    1d6c:	22ff      	movs	r2, #255	; 0xff
    1d6e:	0209      	lsls	r1, r1, #8
    1d70:	ba12      	rev	r2, r2
    1d72:	0c03      	lsrs	r3, r0, #16
    1d74:	428b      	cmp	r3, r1
    1d76:	d302      	bcc.n	1d7e <__udivsi3+0x32>
    1d78:	1212      	asrs	r2, r2, #8
    1d7a:	0209      	lsls	r1, r1, #8
    1d7c:	d065      	beq.n	1e4a <__udivsi3+0xfe>
    1d7e:	0b03      	lsrs	r3, r0, #12
    1d80:	428b      	cmp	r3, r1
    1d82:	d319      	bcc.n	1db8 <__udivsi3+0x6c>
    1d84:	e000      	b.n	1d88 <__udivsi3+0x3c>
    1d86:	0a09      	lsrs	r1, r1, #8
    1d88:	0bc3      	lsrs	r3, r0, #15
    1d8a:	428b      	cmp	r3, r1
    1d8c:	d301      	bcc.n	1d92 <__udivsi3+0x46>
    1d8e:	03cb      	lsls	r3, r1, #15
    1d90:	1ac0      	subs	r0, r0, r3
    1d92:	4152      	adcs	r2, r2
    1d94:	0b83      	lsrs	r3, r0, #14
    1d96:	428b      	cmp	r3, r1
    1d98:	d301      	bcc.n	1d9e <__udivsi3+0x52>
    1d9a:	038b      	lsls	r3, r1, #14
    1d9c:	1ac0      	subs	r0, r0, r3
    1d9e:	4152      	adcs	r2, r2
    1da0:	0b43      	lsrs	r3, r0, #13
    1da2:	428b      	cmp	r3, r1
    1da4:	d301      	bcc.n	1daa <__udivsi3+0x5e>
    1da6:	034b      	lsls	r3, r1, #13
    1da8:	1ac0      	subs	r0, r0, r3
    1daa:	4152      	adcs	r2, r2
    1dac:	0b03      	lsrs	r3, r0, #12
    1dae:	428b      	cmp	r3, r1
    1db0:	d301      	bcc.n	1db6 <__udivsi3+0x6a>
    1db2:	030b      	lsls	r3, r1, #12
    1db4:	1ac0      	subs	r0, r0, r3
    1db6:	4152      	adcs	r2, r2
    1db8:	0ac3      	lsrs	r3, r0, #11
    1dba:	428b      	cmp	r3, r1
    1dbc:	d301      	bcc.n	1dc2 <__udivsi3+0x76>
    1dbe:	02cb      	lsls	r3, r1, #11
    1dc0:	1ac0      	subs	r0, r0, r3
    1dc2:	4152      	adcs	r2, r2
    1dc4:	0a83      	lsrs	r3, r0, #10
    1dc6:	428b      	cmp	r3, r1
    1dc8:	d301      	bcc.n	1dce <__udivsi3+0x82>
    1dca:	028b      	lsls	r3, r1, #10
    1dcc:	1ac0      	subs	r0, r0, r3
    1dce:	4152      	adcs	r2, r2
    1dd0:	0a43      	lsrs	r3, r0, #9
    1dd2:	428b      	cmp	r3, r1
    1dd4:	d301      	bcc.n	1dda <__udivsi3+0x8e>
    1dd6:	024b      	lsls	r3, r1, #9
    1dd8:	1ac0      	subs	r0, r0, r3
    1dda:	4152      	adcs	r2, r2
    1ddc:	0a03      	lsrs	r3, r0, #8
    1dde:	428b      	cmp	r3, r1
    1de0:	d301      	bcc.n	1de6 <__udivsi3+0x9a>
    1de2:	020b      	lsls	r3, r1, #8
    1de4:	1ac0      	subs	r0, r0, r3
    1de6:	4152      	adcs	r2, r2
    1de8:	d2cd      	bcs.n	1d86 <__udivsi3+0x3a>
    1dea:	09c3      	lsrs	r3, r0, #7
    1dec:	428b      	cmp	r3, r1
    1dee:	d301      	bcc.n	1df4 <__udivsi3+0xa8>
    1df0:	01cb      	lsls	r3, r1, #7
    1df2:	1ac0      	subs	r0, r0, r3
    1df4:	4152      	adcs	r2, r2
    1df6:	0983      	lsrs	r3, r0, #6
    1df8:	428b      	cmp	r3, r1
    1dfa:	d301      	bcc.n	1e00 <__udivsi3+0xb4>
    1dfc:	018b      	lsls	r3, r1, #6
    1dfe:	1ac0      	subs	r0, r0, r3
    1e00:	4152      	adcs	r2, r2
    1e02:	0943      	lsrs	r3, r0, #5
    1e04:	428b      	cmp	r3, r1
    1e06:	d301      	bcc.n	1e0c <__udivsi3+0xc0>
    1e08:	014b      	lsls	r3, r1, #5
    1e0a:	1ac0      	subs	r0, r0, r3
    1e0c:	4152      	adcs	r2, r2
    1e0e:	0903      	lsrs	r3, r0, #4
    1e10:	428b      	cmp	r3, r1
    1e12:	d301      	bcc.n	1e18 <__udivsi3+0xcc>
    1e14:	010b      	lsls	r3, r1, #4
    1e16:	1ac0      	subs	r0, r0, r3
    1e18:	4152      	adcs	r2, r2
    1e1a:	08c3      	lsrs	r3, r0, #3
    1e1c:	428b      	cmp	r3, r1
    1e1e:	d301      	bcc.n	1e24 <__udivsi3+0xd8>
    1e20:	00cb      	lsls	r3, r1, #3
    1e22:	1ac0      	subs	r0, r0, r3
    1e24:	4152      	adcs	r2, r2
    1e26:	0883      	lsrs	r3, r0, #2
    1e28:	428b      	cmp	r3, r1
    1e2a:	d301      	bcc.n	1e30 <__udivsi3+0xe4>
    1e2c:	008b      	lsls	r3, r1, #2
    1e2e:	1ac0      	subs	r0, r0, r3
    1e30:	4152      	adcs	r2, r2
    1e32:	0843      	lsrs	r3, r0, #1
    1e34:	428b      	cmp	r3, r1
    1e36:	d301      	bcc.n	1e3c <__udivsi3+0xf0>
    1e38:	004b      	lsls	r3, r1, #1
    1e3a:	1ac0      	subs	r0, r0, r3
    1e3c:	4152      	adcs	r2, r2
    1e3e:	1a41      	subs	r1, r0, r1
    1e40:	d200      	bcs.n	1e44 <__udivsi3+0xf8>
    1e42:	4601      	mov	r1, r0
    1e44:	4152      	adcs	r2, r2
    1e46:	4610      	mov	r0, r2
    1e48:	4770      	bx	lr
    1e4a:	e7ff      	b.n	1e4c <__udivsi3+0x100>
    1e4c:	b501      	push	{r0, lr}
    1e4e:	2000      	movs	r0, #0
    1e50:	f000 f806 	bl	1e60 <__aeabi_idiv0>
    1e54:	bd02      	pop	{r1, pc}
    1e56:	46c0      	nop			; (mov r8, r8)

00001e58 <__aeabi_uidivmod>:
    1e58:	2900      	cmp	r1, #0
    1e5a:	d0f7      	beq.n	1e4c <__udivsi3+0x100>
    1e5c:	e776      	b.n	1d4c <__udivsi3>
    1e5e:	4770      	bx	lr

00001e60 <__aeabi_idiv0>:
    1e60:	4770      	bx	lr
    1e62:	46c0      	nop			; (mov r8, r8)

00001e64 <__aeabi_lmul>:
    1e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e66:	46ce      	mov	lr, r9
    1e68:	4647      	mov	r7, r8
    1e6a:	0415      	lsls	r5, r2, #16
    1e6c:	0c2d      	lsrs	r5, r5, #16
    1e6e:	002e      	movs	r6, r5
    1e70:	b580      	push	{r7, lr}
    1e72:	0407      	lsls	r7, r0, #16
    1e74:	0c14      	lsrs	r4, r2, #16
    1e76:	0c3f      	lsrs	r7, r7, #16
    1e78:	4699      	mov	r9, r3
    1e7a:	0c03      	lsrs	r3, r0, #16
    1e7c:	437e      	muls	r6, r7
    1e7e:	435d      	muls	r5, r3
    1e80:	4367      	muls	r7, r4
    1e82:	4363      	muls	r3, r4
    1e84:	197f      	adds	r7, r7, r5
    1e86:	0c34      	lsrs	r4, r6, #16
    1e88:	19e4      	adds	r4, r4, r7
    1e8a:	469c      	mov	ip, r3
    1e8c:	42a5      	cmp	r5, r4
    1e8e:	d903      	bls.n	1e98 <__aeabi_lmul+0x34>
    1e90:	2380      	movs	r3, #128	; 0x80
    1e92:	025b      	lsls	r3, r3, #9
    1e94:	4698      	mov	r8, r3
    1e96:	44c4      	add	ip, r8
    1e98:	464b      	mov	r3, r9
    1e9a:	4351      	muls	r1, r2
    1e9c:	4343      	muls	r3, r0
    1e9e:	0436      	lsls	r6, r6, #16
    1ea0:	0c36      	lsrs	r6, r6, #16
    1ea2:	0c25      	lsrs	r5, r4, #16
    1ea4:	0424      	lsls	r4, r4, #16
    1ea6:	4465      	add	r5, ip
    1ea8:	19a4      	adds	r4, r4, r6
    1eaa:	1859      	adds	r1, r3, r1
    1eac:	1949      	adds	r1, r1, r5
    1eae:	0020      	movs	r0, r4
    1eb0:	bc0c      	pop	{r2, r3}
    1eb2:	4690      	mov	r8, r2
    1eb4:	4699      	mov	r9, r3
    1eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001eb8 <__libc_init_array>:
    1eb8:	b570      	push	{r4, r5, r6, lr}
    1eba:	2600      	movs	r6, #0
    1ebc:	4d0c      	ldr	r5, [pc, #48]	; (1ef0 <__libc_init_array+0x38>)
    1ebe:	4c0d      	ldr	r4, [pc, #52]	; (1ef4 <__libc_init_array+0x3c>)
    1ec0:	1b64      	subs	r4, r4, r5
    1ec2:	10a4      	asrs	r4, r4, #2
    1ec4:	42a6      	cmp	r6, r4
    1ec6:	d109      	bne.n	1edc <__libc_init_array+0x24>
    1ec8:	2600      	movs	r6, #0
    1eca:	f001 f9af 	bl	322c <_init>
    1ece:	4d0a      	ldr	r5, [pc, #40]	; (1ef8 <__libc_init_array+0x40>)
    1ed0:	4c0a      	ldr	r4, [pc, #40]	; (1efc <__libc_init_array+0x44>)
    1ed2:	1b64      	subs	r4, r4, r5
    1ed4:	10a4      	asrs	r4, r4, #2
    1ed6:	42a6      	cmp	r6, r4
    1ed8:	d105      	bne.n	1ee6 <__libc_init_array+0x2e>
    1eda:	bd70      	pop	{r4, r5, r6, pc}
    1edc:	00b3      	lsls	r3, r6, #2
    1ede:	58eb      	ldr	r3, [r5, r3]
    1ee0:	4798      	blx	r3
    1ee2:	3601      	adds	r6, #1
    1ee4:	e7ee      	b.n	1ec4 <__libc_init_array+0xc>
    1ee6:	00b3      	lsls	r3, r6, #2
    1ee8:	58eb      	ldr	r3, [r5, r3]
    1eea:	4798      	blx	r3
    1eec:	3601      	adds	r6, #1
    1eee:	e7f2      	b.n	1ed6 <__libc_init_array+0x1e>
    1ef0:	00003238 	.word	0x00003238
    1ef4:	00003238 	.word	0x00003238
    1ef8:	00003238 	.word	0x00003238
    1efc:	0000323c 	.word	0x0000323c

00001f00 <memcpy>:
    1f00:	2300      	movs	r3, #0
    1f02:	b510      	push	{r4, lr}
    1f04:	429a      	cmp	r2, r3
    1f06:	d100      	bne.n	1f0a <memcpy+0xa>
    1f08:	bd10      	pop	{r4, pc}
    1f0a:	5ccc      	ldrb	r4, [r1, r3]
    1f0c:	54c4      	strb	r4, [r0, r3]
    1f0e:	3301      	adds	r3, #1
    1f10:	e7f8      	b.n	1f04 <memcpy+0x4>

00001f12 <memset>:
    1f12:	0003      	movs	r3, r0
    1f14:	1882      	adds	r2, r0, r2
    1f16:	4293      	cmp	r3, r2
    1f18:	d100      	bne.n	1f1c <memset+0xa>
    1f1a:	4770      	bx	lr
    1f1c:	7019      	strb	r1, [r3, #0]
    1f1e:	3301      	adds	r3, #1
    1f20:	e7f9      	b.n	1f16 <memset+0x4>
	...

00001f24 <iprintf>:
    1f24:	b40f      	push	{r0, r1, r2, r3}
    1f26:	4b0b      	ldr	r3, [pc, #44]	; (1f54 <iprintf+0x30>)
    1f28:	b513      	push	{r0, r1, r4, lr}
    1f2a:	681c      	ldr	r4, [r3, #0]
    1f2c:	2c00      	cmp	r4, #0
    1f2e:	d005      	beq.n	1f3c <iprintf+0x18>
    1f30:	69a3      	ldr	r3, [r4, #24]
    1f32:	2b00      	cmp	r3, #0
    1f34:	d102      	bne.n	1f3c <iprintf+0x18>
    1f36:	0020      	movs	r0, r4
    1f38:	f000 f9bc 	bl	22b4 <__sinit>
    1f3c:	ab05      	add	r3, sp, #20
    1f3e:	9a04      	ldr	r2, [sp, #16]
    1f40:	68a1      	ldr	r1, [r4, #8]
    1f42:	0020      	movs	r0, r4
    1f44:	9301      	str	r3, [sp, #4]
    1f46:	f000 fb91 	bl	266c <_vfiprintf_r>
    1f4a:	bc16      	pop	{r1, r2, r4}
    1f4c:	bc08      	pop	{r3}
    1f4e:	b004      	add	sp, #16
    1f50:	4718      	bx	r3
    1f52:	46c0      	nop			; (mov r8, r8)
    1f54:	20000010 	.word	0x20000010

00001f58 <setbuf>:
    1f58:	424a      	negs	r2, r1
    1f5a:	414a      	adcs	r2, r1
    1f5c:	2380      	movs	r3, #128	; 0x80
    1f5e:	b510      	push	{r4, lr}
    1f60:	0052      	lsls	r2, r2, #1
    1f62:	00db      	lsls	r3, r3, #3
    1f64:	f000 f802 	bl	1f6c <setvbuf>
    1f68:	bd10      	pop	{r4, pc}
	...

00001f6c <setvbuf>:
    1f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f6e:	001d      	movs	r5, r3
    1f70:	4b4f      	ldr	r3, [pc, #316]	; (20b0 <STACK_SIZE+0xb0>)
    1f72:	b085      	sub	sp, #20
    1f74:	681e      	ldr	r6, [r3, #0]
    1f76:	0004      	movs	r4, r0
    1f78:	000f      	movs	r7, r1
    1f7a:	9200      	str	r2, [sp, #0]
    1f7c:	2e00      	cmp	r6, #0
    1f7e:	d005      	beq.n	1f8c <setvbuf+0x20>
    1f80:	69b3      	ldr	r3, [r6, #24]
    1f82:	2b00      	cmp	r3, #0
    1f84:	d102      	bne.n	1f8c <setvbuf+0x20>
    1f86:	0030      	movs	r0, r6
    1f88:	f000 f994 	bl	22b4 <__sinit>
    1f8c:	4b49      	ldr	r3, [pc, #292]	; (20b4 <STACK_SIZE+0xb4>)
    1f8e:	429c      	cmp	r4, r3
    1f90:	d150      	bne.n	2034 <STACK_SIZE+0x34>
    1f92:	6874      	ldr	r4, [r6, #4]
    1f94:	9b00      	ldr	r3, [sp, #0]
    1f96:	2b02      	cmp	r3, #2
    1f98:	d005      	beq.n	1fa6 <setvbuf+0x3a>
    1f9a:	2b01      	cmp	r3, #1
    1f9c:	d900      	bls.n	1fa0 <setvbuf+0x34>
    1f9e:	e084      	b.n	20aa <STACK_SIZE+0xaa>
    1fa0:	2d00      	cmp	r5, #0
    1fa2:	da00      	bge.n	1fa6 <setvbuf+0x3a>
    1fa4:	e081      	b.n	20aa <STACK_SIZE+0xaa>
    1fa6:	0021      	movs	r1, r4
    1fa8:	0030      	movs	r0, r6
    1faa:	f000 f915 	bl	21d8 <_fflush_r>
    1fae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1fb0:	2900      	cmp	r1, #0
    1fb2:	d008      	beq.n	1fc6 <setvbuf+0x5a>
    1fb4:	0023      	movs	r3, r4
    1fb6:	3344      	adds	r3, #68	; 0x44
    1fb8:	4299      	cmp	r1, r3
    1fba:	d002      	beq.n	1fc2 <setvbuf+0x56>
    1fbc:	0030      	movs	r0, r6
    1fbe:	f000 fa85 	bl	24cc <_free_r>
    1fc2:	2300      	movs	r3, #0
    1fc4:	6363      	str	r3, [r4, #52]	; 0x34
    1fc6:	2300      	movs	r3, #0
    1fc8:	61a3      	str	r3, [r4, #24]
    1fca:	6063      	str	r3, [r4, #4]
    1fcc:	89a3      	ldrh	r3, [r4, #12]
    1fce:	061b      	lsls	r3, r3, #24
    1fd0:	d503      	bpl.n	1fda <setvbuf+0x6e>
    1fd2:	6921      	ldr	r1, [r4, #16]
    1fd4:	0030      	movs	r0, r6
    1fd6:	f000 fa79 	bl	24cc <_free_r>
    1fda:	89a3      	ldrh	r3, [r4, #12]
    1fdc:	4a36      	ldr	r2, [pc, #216]	; (20b8 <STACK_SIZE+0xb8>)
    1fde:	4013      	ands	r3, r2
    1fe0:	81a3      	strh	r3, [r4, #12]
    1fe2:	9b00      	ldr	r3, [sp, #0]
    1fe4:	2b02      	cmp	r3, #2
    1fe6:	d05a      	beq.n	209e <STACK_SIZE+0x9e>
    1fe8:	ab03      	add	r3, sp, #12
    1fea:	aa02      	add	r2, sp, #8
    1fec:	0021      	movs	r1, r4
    1fee:	0030      	movs	r0, r6
    1ff0:	f000 f9f6 	bl	23e0 <__swhatbuf_r>
    1ff4:	89a3      	ldrh	r3, [r4, #12]
    1ff6:	4318      	orrs	r0, r3
    1ff8:	81a0      	strh	r0, [r4, #12]
    1ffa:	2d00      	cmp	r5, #0
    1ffc:	d124      	bne.n	2048 <STACK_SIZE+0x48>
    1ffe:	9d02      	ldr	r5, [sp, #8]
    2000:	0028      	movs	r0, r5
    2002:	f000 fa59 	bl	24b8 <malloc>
    2006:	9501      	str	r5, [sp, #4]
    2008:	1e07      	subs	r7, r0, #0
    200a:	d142      	bne.n	2092 <STACK_SIZE+0x92>
    200c:	9b02      	ldr	r3, [sp, #8]
    200e:	9301      	str	r3, [sp, #4]
    2010:	42ab      	cmp	r3, r5
    2012:	d139      	bne.n	2088 <STACK_SIZE+0x88>
    2014:	2001      	movs	r0, #1
    2016:	4240      	negs	r0, r0
    2018:	2302      	movs	r3, #2
    201a:	89a2      	ldrh	r2, [r4, #12]
    201c:	4313      	orrs	r3, r2
    201e:	81a3      	strh	r3, [r4, #12]
    2020:	2300      	movs	r3, #0
    2022:	60a3      	str	r3, [r4, #8]
    2024:	0023      	movs	r3, r4
    2026:	3347      	adds	r3, #71	; 0x47
    2028:	6023      	str	r3, [r4, #0]
    202a:	6123      	str	r3, [r4, #16]
    202c:	2301      	movs	r3, #1
    202e:	6163      	str	r3, [r4, #20]
    2030:	b005      	add	sp, #20
    2032:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2034:	4b21      	ldr	r3, [pc, #132]	; (20bc <STACK_SIZE+0xbc>)
    2036:	429c      	cmp	r4, r3
    2038:	d101      	bne.n	203e <STACK_SIZE+0x3e>
    203a:	68b4      	ldr	r4, [r6, #8]
    203c:	e7aa      	b.n	1f94 <setvbuf+0x28>
    203e:	4b20      	ldr	r3, [pc, #128]	; (20c0 <STACK_SIZE+0xc0>)
    2040:	429c      	cmp	r4, r3
    2042:	d1a7      	bne.n	1f94 <setvbuf+0x28>
    2044:	68f4      	ldr	r4, [r6, #12]
    2046:	e7a5      	b.n	1f94 <setvbuf+0x28>
    2048:	2f00      	cmp	r7, #0
    204a:	d0d9      	beq.n	2000 <STACK_SIZE>
    204c:	69b3      	ldr	r3, [r6, #24]
    204e:	2b00      	cmp	r3, #0
    2050:	d102      	bne.n	2058 <STACK_SIZE+0x58>
    2052:	0030      	movs	r0, r6
    2054:	f000 f92e 	bl	22b4 <__sinit>
    2058:	9b00      	ldr	r3, [sp, #0]
    205a:	2b01      	cmp	r3, #1
    205c:	d103      	bne.n	2066 <STACK_SIZE+0x66>
    205e:	89a3      	ldrh	r3, [r4, #12]
    2060:	9a00      	ldr	r2, [sp, #0]
    2062:	431a      	orrs	r2, r3
    2064:	81a2      	strh	r2, [r4, #12]
    2066:	2008      	movs	r0, #8
    2068:	89a3      	ldrh	r3, [r4, #12]
    206a:	6027      	str	r7, [r4, #0]
    206c:	6127      	str	r7, [r4, #16]
    206e:	6165      	str	r5, [r4, #20]
    2070:	4018      	ands	r0, r3
    2072:	d018      	beq.n	20a6 <STACK_SIZE+0xa6>
    2074:	2001      	movs	r0, #1
    2076:	4018      	ands	r0, r3
    2078:	2300      	movs	r3, #0
    207a:	4298      	cmp	r0, r3
    207c:	d011      	beq.n	20a2 <STACK_SIZE+0xa2>
    207e:	426d      	negs	r5, r5
    2080:	60a3      	str	r3, [r4, #8]
    2082:	61a5      	str	r5, [r4, #24]
    2084:	0018      	movs	r0, r3
    2086:	e7d3      	b.n	2030 <STACK_SIZE+0x30>
    2088:	9801      	ldr	r0, [sp, #4]
    208a:	f000 fa15 	bl	24b8 <malloc>
    208e:	1e07      	subs	r7, r0, #0
    2090:	d0c0      	beq.n	2014 <STACK_SIZE+0x14>
    2092:	2380      	movs	r3, #128	; 0x80
    2094:	89a2      	ldrh	r2, [r4, #12]
    2096:	9d01      	ldr	r5, [sp, #4]
    2098:	4313      	orrs	r3, r2
    209a:	81a3      	strh	r3, [r4, #12]
    209c:	e7d6      	b.n	204c <STACK_SIZE+0x4c>
    209e:	2000      	movs	r0, #0
    20a0:	e7ba      	b.n	2018 <STACK_SIZE+0x18>
    20a2:	60a5      	str	r5, [r4, #8]
    20a4:	e7c4      	b.n	2030 <STACK_SIZE+0x30>
    20a6:	60a0      	str	r0, [r4, #8]
    20a8:	e7c2      	b.n	2030 <STACK_SIZE+0x30>
    20aa:	2001      	movs	r0, #1
    20ac:	4240      	negs	r0, r0
    20ae:	e7bf      	b.n	2030 <STACK_SIZE+0x30>
    20b0:	20000010 	.word	0x20000010
    20b4:	000031b8 	.word	0x000031b8
    20b8:	fffff35c 	.word	0xfffff35c
    20bc:	000031d8 	.word	0x000031d8
    20c0:	00003198 	.word	0x00003198

000020c4 <__sflush_r>:
    20c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    20c6:	898a      	ldrh	r2, [r1, #12]
    20c8:	0005      	movs	r5, r0
    20ca:	000c      	movs	r4, r1
    20cc:	0713      	lsls	r3, r2, #28
    20ce:	d460      	bmi.n	2192 <__sflush_r+0xce>
    20d0:	684b      	ldr	r3, [r1, #4]
    20d2:	2b00      	cmp	r3, #0
    20d4:	dc04      	bgt.n	20e0 <__sflush_r+0x1c>
    20d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    20d8:	2b00      	cmp	r3, #0
    20da:	dc01      	bgt.n	20e0 <__sflush_r+0x1c>
    20dc:	2000      	movs	r0, #0
    20de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    20e0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    20e2:	2f00      	cmp	r7, #0
    20e4:	d0fa      	beq.n	20dc <__sflush_r+0x18>
    20e6:	2300      	movs	r3, #0
    20e8:	682e      	ldr	r6, [r5, #0]
    20ea:	602b      	str	r3, [r5, #0]
    20ec:	2380      	movs	r3, #128	; 0x80
    20ee:	015b      	lsls	r3, r3, #5
    20f0:	401a      	ands	r2, r3
    20f2:	d034      	beq.n	215e <__sflush_r+0x9a>
    20f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
    20f6:	89a3      	ldrh	r3, [r4, #12]
    20f8:	075b      	lsls	r3, r3, #29
    20fa:	d506      	bpl.n	210a <__sflush_r+0x46>
    20fc:	6863      	ldr	r3, [r4, #4]
    20fe:	1ac0      	subs	r0, r0, r3
    2100:	6b63      	ldr	r3, [r4, #52]	; 0x34
    2102:	2b00      	cmp	r3, #0
    2104:	d001      	beq.n	210a <__sflush_r+0x46>
    2106:	6c23      	ldr	r3, [r4, #64]	; 0x40
    2108:	1ac0      	subs	r0, r0, r3
    210a:	0002      	movs	r2, r0
    210c:	6a21      	ldr	r1, [r4, #32]
    210e:	2300      	movs	r3, #0
    2110:	0028      	movs	r0, r5
    2112:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    2114:	47b8      	blx	r7
    2116:	89a1      	ldrh	r1, [r4, #12]
    2118:	1c43      	adds	r3, r0, #1
    211a:	d106      	bne.n	212a <__sflush_r+0x66>
    211c:	682b      	ldr	r3, [r5, #0]
    211e:	2b1d      	cmp	r3, #29
    2120:	d831      	bhi.n	2186 <__sflush_r+0xc2>
    2122:	4a2c      	ldr	r2, [pc, #176]	; (21d4 <__sflush_r+0x110>)
    2124:	40da      	lsrs	r2, r3
    2126:	07d3      	lsls	r3, r2, #31
    2128:	d52d      	bpl.n	2186 <__sflush_r+0xc2>
    212a:	2300      	movs	r3, #0
    212c:	6063      	str	r3, [r4, #4]
    212e:	6923      	ldr	r3, [r4, #16]
    2130:	6023      	str	r3, [r4, #0]
    2132:	04cb      	lsls	r3, r1, #19
    2134:	d505      	bpl.n	2142 <__sflush_r+0x7e>
    2136:	1c43      	adds	r3, r0, #1
    2138:	d102      	bne.n	2140 <__sflush_r+0x7c>
    213a:	682b      	ldr	r3, [r5, #0]
    213c:	2b00      	cmp	r3, #0
    213e:	d100      	bne.n	2142 <__sflush_r+0x7e>
    2140:	6560      	str	r0, [r4, #84]	; 0x54
    2142:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2144:	602e      	str	r6, [r5, #0]
    2146:	2900      	cmp	r1, #0
    2148:	d0c8      	beq.n	20dc <__sflush_r+0x18>
    214a:	0023      	movs	r3, r4
    214c:	3344      	adds	r3, #68	; 0x44
    214e:	4299      	cmp	r1, r3
    2150:	d002      	beq.n	2158 <__sflush_r+0x94>
    2152:	0028      	movs	r0, r5
    2154:	f000 f9ba 	bl	24cc <_free_r>
    2158:	2000      	movs	r0, #0
    215a:	6360      	str	r0, [r4, #52]	; 0x34
    215c:	e7bf      	b.n	20de <__sflush_r+0x1a>
    215e:	2301      	movs	r3, #1
    2160:	6a21      	ldr	r1, [r4, #32]
    2162:	0028      	movs	r0, r5
    2164:	47b8      	blx	r7
    2166:	1c43      	adds	r3, r0, #1
    2168:	d1c5      	bne.n	20f6 <__sflush_r+0x32>
    216a:	682b      	ldr	r3, [r5, #0]
    216c:	2b00      	cmp	r3, #0
    216e:	d0c2      	beq.n	20f6 <__sflush_r+0x32>
    2170:	2b1d      	cmp	r3, #29
    2172:	d001      	beq.n	2178 <__sflush_r+0xb4>
    2174:	2b16      	cmp	r3, #22
    2176:	d101      	bne.n	217c <__sflush_r+0xb8>
    2178:	602e      	str	r6, [r5, #0]
    217a:	e7af      	b.n	20dc <__sflush_r+0x18>
    217c:	2340      	movs	r3, #64	; 0x40
    217e:	89a2      	ldrh	r2, [r4, #12]
    2180:	4313      	orrs	r3, r2
    2182:	81a3      	strh	r3, [r4, #12]
    2184:	e7ab      	b.n	20de <__sflush_r+0x1a>
    2186:	2340      	movs	r3, #64	; 0x40
    2188:	430b      	orrs	r3, r1
    218a:	2001      	movs	r0, #1
    218c:	81a3      	strh	r3, [r4, #12]
    218e:	4240      	negs	r0, r0
    2190:	e7a5      	b.n	20de <__sflush_r+0x1a>
    2192:	690f      	ldr	r7, [r1, #16]
    2194:	2f00      	cmp	r7, #0
    2196:	d0a1      	beq.n	20dc <__sflush_r+0x18>
    2198:	680b      	ldr	r3, [r1, #0]
    219a:	600f      	str	r7, [r1, #0]
    219c:	1bdb      	subs	r3, r3, r7
    219e:	9301      	str	r3, [sp, #4]
    21a0:	2300      	movs	r3, #0
    21a2:	0792      	lsls	r2, r2, #30
    21a4:	d100      	bne.n	21a8 <__sflush_r+0xe4>
    21a6:	694b      	ldr	r3, [r1, #20]
    21a8:	60a3      	str	r3, [r4, #8]
    21aa:	9b01      	ldr	r3, [sp, #4]
    21ac:	2b00      	cmp	r3, #0
    21ae:	dc00      	bgt.n	21b2 <__sflush_r+0xee>
    21b0:	e794      	b.n	20dc <__sflush_r+0x18>
    21b2:	9b01      	ldr	r3, [sp, #4]
    21b4:	003a      	movs	r2, r7
    21b6:	6a21      	ldr	r1, [r4, #32]
    21b8:	0028      	movs	r0, r5
    21ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    21bc:	47b0      	blx	r6
    21be:	2800      	cmp	r0, #0
    21c0:	dc03      	bgt.n	21ca <__sflush_r+0x106>
    21c2:	2340      	movs	r3, #64	; 0x40
    21c4:	89a2      	ldrh	r2, [r4, #12]
    21c6:	4313      	orrs	r3, r2
    21c8:	e7df      	b.n	218a <__sflush_r+0xc6>
    21ca:	9b01      	ldr	r3, [sp, #4]
    21cc:	183f      	adds	r7, r7, r0
    21ce:	1a1b      	subs	r3, r3, r0
    21d0:	9301      	str	r3, [sp, #4]
    21d2:	e7ea      	b.n	21aa <__sflush_r+0xe6>
    21d4:	20400001 	.word	0x20400001

000021d8 <_fflush_r>:
    21d8:	690b      	ldr	r3, [r1, #16]
    21da:	b570      	push	{r4, r5, r6, lr}
    21dc:	0005      	movs	r5, r0
    21de:	000c      	movs	r4, r1
    21e0:	2b00      	cmp	r3, #0
    21e2:	d101      	bne.n	21e8 <_fflush_r+0x10>
    21e4:	2000      	movs	r0, #0
    21e6:	bd70      	pop	{r4, r5, r6, pc}
    21e8:	2800      	cmp	r0, #0
    21ea:	d004      	beq.n	21f6 <_fflush_r+0x1e>
    21ec:	6983      	ldr	r3, [r0, #24]
    21ee:	2b00      	cmp	r3, #0
    21f0:	d101      	bne.n	21f6 <_fflush_r+0x1e>
    21f2:	f000 f85f 	bl	22b4 <__sinit>
    21f6:	4b0b      	ldr	r3, [pc, #44]	; (2224 <_fflush_r+0x4c>)
    21f8:	429c      	cmp	r4, r3
    21fa:	d109      	bne.n	2210 <_fflush_r+0x38>
    21fc:	686c      	ldr	r4, [r5, #4]
    21fe:	220c      	movs	r2, #12
    2200:	5ea3      	ldrsh	r3, [r4, r2]
    2202:	2b00      	cmp	r3, #0
    2204:	d0ee      	beq.n	21e4 <_fflush_r+0xc>
    2206:	0021      	movs	r1, r4
    2208:	0028      	movs	r0, r5
    220a:	f7ff ff5b 	bl	20c4 <__sflush_r>
    220e:	e7ea      	b.n	21e6 <_fflush_r+0xe>
    2210:	4b05      	ldr	r3, [pc, #20]	; (2228 <_fflush_r+0x50>)
    2212:	429c      	cmp	r4, r3
    2214:	d101      	bne.n	221a <_fflush_r+0x42>
    2216:	68ac      	ldr	r4, [r5, #8]
    2218:	e7f1      	b.n	21fe <_fflush_r+0x26>
    221a:	4b04      	ldr	r3, [pc, #16]	; (222c <_fflush_r+0x54>)
    221c:	429c      	cmp	r4, r3
    221e:	d1ee      	bne.n	21fe <_fflush_r+0x26>
    2220:	68ec      	ldr	r4, [r5, #12]
    2222:	e7ec      	b.n	21fe <_fflush_r+0x26>
    2224:	000031b8 	.word	0x000031b8
    2228:	000031d8 	.word	0x000031d8
    222c:	00003198 	.word	0x00003198

00002230 <_cleanup_r>:
    2230:	b510      	push	{r4, lr}
    2232:	4902      	ldr	r1, [pc, #8]	; (223c <_cleanup_r+0xc>)
    2234:	f000 f8b2 	bl	239c <_fwalk_reent>
    2238:	bd10      	pop	{r4, pc}
    223a:	46c0      	nop			; (mov r8, r8)
    223c:	000021d9 	.word	0x000021d9

00002240 <std.isra.0>:
    2240:	2300      	movs	r3, #0
    2242:	b510      	push	{r4, lr}
    2244:	0004      	movs	r4, r0
    2246:	6003      	str	r3, [r0, #0]
    2248:	6043      	str	r3, [r0, #4]
    224a:	6083      	str	r3, [r0, #8]
    224c:	8181      	strh	r1, [r0, #12]
    224e:	6643      	str	r3, [r0, #100]	; 0x64
    2250:	81c2      	strh	r2, [r0, #14]
    2252:	6103      	str	r3, [r0, #16]
    2254:	6143      	str	r3, [r0, #20]
    2256:	6183      	str	r3, [r0, #24]
    2258:	0019      	movs	r1, r3
    225a:	2208      	movs	r2, #8
    225c:	305c      	adds	r0, #92	; 0x5c
    225e:	f7ff fe58 	bl	1f12 <memset>
    2262:	4b05      	ldr	r3, [pc, #20]	; (2278 <std.isra.0+0x38>)
    2264:	6224      	str	r4, [r4, #32]
    2266:	6263      	str	r3, [r4, #36]	; 0x24
    2268:	4b04      	ldr	r3, [pc, #16]	; (227c <std.isra.0+0x3c>)
    226a:	62a3      	str	r3, [r4, #40]	; 0x28
    226c:	4b04      	ldr	r3, [pc, #16]	; (2280 <std.isra.0+0x40>)
    226e:	62e3      	str	r3, [r4, #44]	; 0x2c
    2270:	4b04      	ldr	r3, [pc, #16]	; (2284 <std.isra.0+0x44>)
    2272:	6323      	str	r3, [r4, #48]	; 0x30
    2274:	bd10      	pop	{r4, pc}
    2276:	46c0      	nop			; (mov r8, r8)
    2278:	00002bd9 	.word	0x00002bd9
    227c:	00002c01 	.word	0x00002c01
    2280:	00002c39 	.word	0x00002c39
    2284:	00002c65 	.word	0x00002c65

00002288 <__sfmoreglue>:
    2288:	b570      	push	{r4, r5, r6, lr}
    228a:	2568      	movs	r5, #104	; 0x68
    228c:	1e4a      	subs	r2, r1, #1
    228e:	4355      	muls	r5, r2
    2290:	000e      	movs	r6, r1
    2292:	0029      	movs	r1, r5
    2294:	3174      	adds	r1, #116	; 0x74
    2296:	f000 f963 	bl	2560 <_malloc_r>
    229a:	1e04      	subs	r4, r0, #0
    229c:	d008      	beq.n	22b0 <__sfmoreglue+0x28>
    229e:	2100      	movs	r1, #0
    22a0:	002a      	movs	r2, r5
    22a2:	6001      	str	r1, [r0, #0]
    22a4:	6046      	str	r6, [r0, #4]
    22a6:	300c      	adds	r0, #12
    22a8:	60a0      	str	r0, [r4, #8]
    22aa:	3268      	adds	r2, #104	; 0x68
    22ac:	f7ff fe31 	bl	1f12 <memset>
    22b0:	0020      	movs	r0, r4
    22b2:	bd70      	pop	{r4, r5, r6, pc}

000022b4 <__sinit>:
    22b4:	6983      	ldr	r3, [r0, #24]
    22b6:	b513      	push	{r0, r1, r4, lr}
    22b8:	0004      	movs	r4, r0
    22ba:	2b00      	cmp	r3, #0
    22bc:	d128      	bne.n	2310 <__sinit+0x5c>
    22be:	6483      	str	r3, [r0, #72]	; 0x48
    22c0:	64c3      	str	r3, [r0, #76]	; 0x4c
    22c2:	6503      	str	r3, [r0, #80]	; 0x50
    22c4:	4b13      	ldr	r3, [pc, #76]	; (2314 <__sinit+0x60>)
    22c6:	4a14      	ldr	r2, [pc, #80]	; (2318 <__sinit+0x64>)
    22c8:	681b      	ldr	r3, [r3, #0]
    22ca:	6282      	str	r2, [r0, #40]	; 0x28
    22cc:	9301      	str	r3, [sp, #4]
    22ce:	4298      	cmp	r0, r3
    22d0:	d101      	bne.n	22d6 <__sinit+0x22>
    22d2:	2301      	movs	r3, #1
    22d4:	6183      	str	r3, [r0, #24]
    22d6:	0020      	movs	r0, r4
    22d8:	f000 f820 	bl	231c <__sfp>
    22dc:	6060      	str	r0, [r4, #4]
    22de:	0020      	movs	r0, r4
    22e0:	f000 f81c 	bl	231c <__sfp>
    22e4:	60a0      	str	r0, [r4, #8]
    22e6:	0020      	movs	r0, r4
    22e8:	f000 f818 	bl	231c <__sfp>
    22ec:	2200      	movs	r2, #0
    22ee:	60e0      	str	r0, [r4, #12]
    22f0:	2104      	movs	r1, #4
    22f2:	6860      	ldr	r0, [r4, #4]
    22f4:	f7ff ffa4 	bl	2240 <std.isra.0>
    22f8:	2201      	movs	r2, #1
    22fa:	2109      	movs	r1, #9
    22fc:	68a0      	ldr	r0, [r4, #8]
    22fe:	f7ff ff9f 	bl	2240 <std.isra.0>
    2302:	2202      	movs	r2, #2
    2304:	2112      	movs	r1, #18
    2306:	68e0      	ldr	r0, [r4, #12]
    2308:	f7ff ff9a 	bl	2240 <std.isra.0>
    230c:	2301      	movs	r3, #1
    230e:	61a3      	str	r3, [r4, #24]
    2310:	bd13      	pop	{r0, r1, r4, pc}
    2312:	46c0      	nop			; (mov r8, r8)
    2314:	00003194 	.word	0x00003194
    2318:	00002231 	.word	0x00002231

0000231c <__sfp>:
    231c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    231e:	4b1e      	ldr	r3, [pc, #120]	; (2398 <__sfp+0x7c>)
    2320:	0007      	movs	r7, r0
    2322:	681e      	ldr	r6, [r3, #0]
    2324:	69b3      	ldr	r3, [r6, #24]
    2326:	2b00      	cmp	r3, #0
    2328:	d102      	bne.n	2330 <__sfp+0x14>
    232a:	0030      	movs	r0, r6
    232c:	f7ff ffc2 	bl	22b4 <__sinit>
    2330:	3648      	adds	r6, #72	; 0x48
    2332:	68b4      	ldr	r4, [r6, #8]
    2334:	6873      	ldr	r3, [r6, #4]
    2336:	3b01      	subs	r3, #1
    2338:	d504      	bpl.n	2344 <__sfp+0x28>
    233a:	6833      	ldr	r3, [r6, #0]
    233c:	2b00      	cmp	r3, #0
    233e:	d007      	beq.n	2350 <__sfp+0x34>
    2340:	6836      	ldr	r6, [r6, #0]
    2342:	e7f6      	b.n	2332 <__sfp+0x16>
    2344:	220c      	movs	r2, #12
    2346:	5ea5      	ldrsh	r5, [r4, r2]
    2348:	2d00      	cmp	r5, #0
    234a:	d00d      	beq.n	2368 <__sfp+0x4c>
    234c:	3468      	adds	r4, #104	; 0x68
    234e:	e7f2      	b.n	2336 <__sfp+0x1a>
    2350:	2104      	movs	r1, #4
    2352:	0038      	movs	r0, r7
    2354:	f7ff ff98 	bl	2288 <__sfmoreglue>
    2358:	6030      	str	r0, [r6, #0]
    235a:	2800      	cmp	r0, #0
    235c:	d1f0      	bne.n	2340 <__sfp+0x24>
    235e:	230c      	movs	r3, #12
    2360:	0004      	movs	r4, r0
    2362:	603b      	str	r3, [r7, #0]
    2364:	0020      	movs	r0, r4
    2366:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2368:	2301      	movs	r3, #1
    236a:	0020      	movs	r0, r4
    236c:	425b      	negs	r3, r3
    236e:	81e3      	strh	r3, [r4, #14]
    2370:	3302      	adds	r3, #2
    2372:	81a3      	strh	r3, [r4, #12]
    2374:	6665      	str	r5, [r4, #100]	; 0x64
    2376:	6025      	str	r5, [r4, #0]
    2378:	60a5      	str	r5, [r4, #8]
    237a:	6065      	str	r5, [r4, #4]
    237c:	6125      	str	r5, [r4, #16]
    237e:	6165      	str	r5, [r4, #20]
    2380:	61a5      	str	r5, [r4, #24]
    2382:	2208      	movs	r2, #8
    2384:	0029      	movs	r1, r5
    2386:	305c      	adds	r0, #92	; 0x5c
    2388:	f7ff fdc3 	bl	1f12 <memset>
    238c:	6365      	str	r5, [r4, #52]	; 0x34
    238e:	63a5      	str	r5, [r4, #56]	; 0x38
    2390:	64a5      	str	r5, [r4, #72]	; 0x48
    2392:	64e5      	str	r5, [r4, #76]	; 0x4c
    2394:	e7e6      	b.n	2364 <__sfp+0x48>
    2396:	46c0      	nop			; (mov r8, r8)
    2398:	00003194 	.word	0x00003194

0000239c <_fwalk_reent>:
    239c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    239e:	0004      	movs	r4, r0
    23a0:	0007      	movs	r7, r0
    23a2:	2600      	movs	r6, #0
    23a4:	9101      	str	r1, [sp, #4]
    23a6:	3448      	adds	r4, #72	; 0x48
    23a8:	2c00      	cmp	r4, #0
    23aa:	d101      	bne.n	23b0 <_fwalk_reent+0x14>
    23ac:	0030      	movs	r0, r6
    23ae:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    23b0:	6863      	ldr	r3, [r4, #4]
    23b2:	68a5      	ldr	r5, [r4, #8]
    23b4:	9300      	str	r3, [sp, #0]
    23b6:	9b00      	ldr	r3, [sp, #0]
    23b8:	3b01      	subs	r3, #1
    23ba:	9300      	str	r3, [sp, #0]
    23bc:	d501      	bpl.n	23c2 <_fwalk_reent+0x26>
    23be:	6824      	ldr	r4, [r4, #0]
    23c0:	e7f2      	b.n	23a8 <_fwalk_reent+0xc>
    23c2:	89ab      	ldrh	r3, [r5, #12]
    23c4:	2b01      	cmp	r3, #1
    23c6:	d908      	bls.n	23da <_fwalk_reent+0x3e>
    23c8:	220e      	movs	r2, #14
    23ca:	5eab      	ldrsh	r3, [r5, r2]
    23cc:	3301      	adds	r3, #1
    23ce:	d004      	beq.n	23da <_fwalk_reent+0x3e>
    23d0:	0029      	movs	r1, r5
    23d2:	0038      	movs	r0, r7
    23d4:	9b01      	ldr	r3, [sp, #4]
    23d6:	4798      	blx	r3
    23d8:	4306      	orrs	r6, r0
    23da:	3568      	adds	r5, #104	; 0x68
    23dc:	e7eb      	b.n	23b6 <_fwalk_reent+0x1a>
	...

000023e0 <__swhatbuf_r>:
    23e0:	b570      	push	{r4, r5, r6, lr}
    23e2:	000e      	movs	r6, r1
    23e4:	001d      	movs	r5, r3
    23e6:	230e      	movs	r3, #14
    23e8:	5ec9      	ldrsh	r1, [r1, r3]
    23ea:	b090      	sub	sp, #64	; 0x40
    23ec:	0014      	movs	r4, r2
    23ee:	2900      	cmp	r1, #0
    23f0:	da07      	bge.n	2402 <__swhatbuf_r+0x22>
    23f2:	2300      	movs	r3, #0
    23f4:	602b      	str	r3, [r5, #0]
    23f6:	89b3      	ldrh	r3, [r6, #12]
    23f8:	061b      	lsls	r3, r3, #24
    23fa:	d411      	bmi.n	2420 <__swhatbuf_r+0x40>
    23fc:	2380      	movs	r3, #128	; 0x80
    23fe:	00db      	lsls	r3, r3, #3
    2400:	e00f      	b.n	2422 <__swhatbuf_r+0x42>
    2402:	aa01      	add	r2, sp, #4
    2404:	f000 fd26 	bl	2e54 <_fstat_r>
    2408:	2800      	cmp	r0, #0
    240a:	dbf2      	blt.n	23f2 <__swhatbuf_r+0x12>
    240c:	22f0      	movs	r2, #240	; 0xf0
    240e:	9b02      	ldr	r3, [sp, #8]
    2410:	0212      	lsls	r2, r2, #8
    2412:	4013      	ands	r3, r2
    2414:	4a05      	ldr	r2, [pc, #20]	; (242c <__swhatbuf_r+0x4c>)
    2416:	189b      	adds	r3, r3, r2
    2418:	425a      	negs	r2, r3
    241a:	4153      	adcs	r3, r2
    241c:	602b      	str	r3, [r5, #0]
    241e:	e7ed      	b.n	23fc <__swhatbuf_r+0x1c>
    2420:	2340      	movs	r3, #64	; 0x40
    2422:	2000      	movs	r0, #0
    2424:	6023      	str	r3, [r4, #0]
    2426:	b010      	add	sp, #64	; 0x40
    2428:	bd70      	pop	{r4, r5, r6, pc}
    242a:	46c0      	nop			; (mov r8, r8)
    242c:	ffffe000 	.word	0xffffe000

00002430 <__smakebuf_r>:
    2430:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    2432:	2602      	movs	r6, #2
    2434:	898b      	ldrh	r3, [r1, #12]
    2436:	0005      	movs	r5, r0
    2438:	000c      	movs	r4, r1
    243a:	4233      	tst	r3, r6
    243c:	d006      	beq.n	244c <__smakebuf_r+0x1c>
    243e:	0023      	movs	r3, r4
    2440:	3347      	adds	r3, #71	; 0x47
    2442:	6023      	str	r3, [r4, #0]
    2444:	6123      	str	r3, [r4, #16]
    2446:	2301      	movs	r3, #1
    2448:	6163      	str	r3, [r4, #20]
    244a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    244c:	ab01      	add	r3, sp, #4
    244e:	466a      	mov	r2, sp
    2450:	f7ff ffc6 	bl	23e0 <__swhatbuf_r>
    2454:	9900      	ldr	r1, [sp, #0]
    2456:	0007      	movs	r7, r0
    2458:	0028      	movs	r0, r5
    245a:	f000 f881 	bl	2560 <_malloc_r>
    245e:	2800      	cmp	r0, #0
    2460:	d108      	bne.n	2474 <__smakebuf_r+0x44>
    2462:	220c      	movs	r2, #12
    2464:	5ea3      	ldrsh	r3, [r4, r2]
    2466:	059a      	lsls	r2, r3, #22
    2468:	d4ef      	bmi.n	244a <__smakebuf_r+0x1a>
    246a:	2203      	movs	r2, #3
    246c:	4393      	bics	r3, r2
    246e:	431e      	orrs	r6, r3
    2470:	81a6      	strh	r6, [r4, #12]
    2472:	e7e4      	b.n	243e <__smakebuf_r+0xe>
    2474:	4b0f      	ldr	r3, [pc, #60]	; (24b4 <__smakebuf_r+0x84>)
    2476:	62ab      	str	r3, [r5, #40]	; 0x28
    2478:	2380      	movs	r3, #128	; 0x80
    247a:	89a2      	ldrh	r2, [r4, #12]
    247c:	6020      	str	r0, [r4, #0]
    247e:	4313      	orrs	r3, r2
    2480:	81a3      	strh	r3, [r4, #12]
    2482:	9b00      	ldr	r3, [sp, #0]
    2484:	6120      	str	r0, [r4, #16]
    2486:	6163      	str	r3, [r4, #20]
    2488:	9b01      	ldr	r3, [sp, #4]
    248a:	2b00      	cmp	r3, #0
    248c:	d00d      	beq.n	24aa <__smakebuf_r+0x7a>
    248e:	230e      	movs	r3, #14
    2490:	5ee1      	ldrsh	r1, [r4, r3]
    2492:	0028      	movs	r0, r5
    2494:	f000 fcf0 	bl	2e78 <_isatty_r>
    2498:	2800      	cmp	r0, #0
    249a:	d006      	beq.n	24aa <__smakebuf_r+0x7a>
    249c:	2203      	movs	r2, #3
    249e:	89a3      	ldrh	r3, [r4, #12]
    24a0:	4393      	bics	r3, r2
    24a2:	001a      	movs	r2, r3
    24a4:	2301      	movs	r3, #1
    24a6:	4313      	orrs	r3, r2
    24a8:	81a3      	strh	r3, [r4, #12]
    24aa:	89a0      	ldrh	r0, [r4, #12]
    24ac:	4338      	orrs	r0, r7
    24ae:	81a0      	strh	r0, [r4, #12]
    24b0:	e7cb      	b.n	244a <__smakebuf_r+0x1a>
    24b2:	46c0      	nop			; (mov r8, r8)
    24b4:	00002231 	.word	0x00002231

000024b8 <malloc>:
    24b8:	b510      	push	{r4, lr}
    24ba:	4b03      	ldr	r3, [pc, #12]	; (24c8 <malloc+0x10>)
    24bc:	0001      	movs	r1, r0
    24be:	6818      	ldr	r0, [r3, #0]
    24c0:	f000 f84e 	bl	2560 <_malloc_r>
    24c4:	bd10      	pop	{r4, pc}
    24c6:	46c0      	nop			; (mov r8, r8)
    24c8:	20000010 	.word	0x20000010

000024cc <_free_r>:
    24cc:	b570      	push	{r4, r5, r6, lr}
    24ce:	0005      	movs	r5, r0
    24d0:	2900      	cmp	r1, #0
    24d2:	d010      	beq.n	24f6 <_free_r+0x2a>
    24d4:	1f0c      	subs	r4, r1, #4
    24d6:	6823      	ldr	r3, [r4, #0]
    24d8:	2b00      	cmp	r3, #0
    24da:	da00      	bge.n	24de <_free_r+0x12>
    24dc:	18e4      	adds	r4, r4, r3
    24de:	0028      	movs	r0, r5
    24e0:	f000 fcfb 	bl	2eda <__malloc_lock>
    24e4:	4a1d      	ldr	r2, [pc, #116]	; (255c <_free_r+0x90>)
    24e6:	6813      	ldr	r3, [r2, #0]
    24e8:	2b00      	cmp	r3, #0
    24ea:	d105      	bne.n	24f8 <_free_r+0x2c>
    24ec:	6063      	str	r3, [r4, #4]
    24ee:	6014      	str	r4, [r2, #0]
    24f0:	0028      	movs	r0, r5
    24f2:	f000 fcf3 	bl	2edc <__malloc_unlock>
    24f6:	bd70      	pop	{r4, r5, r6, pc}
    24f8:	42a3      	cmp	r3, r4
    24fa:	d909      	bls.n	2510 <_free_r+0x44>
    24fc:	6821      	ldr	r1, [r4, #0]
    24fe:	1860      	adds	r0, r4, r1
    2500:	4283      	cmp	r3, r0
    2502:	d1f3      	bne.n	24ec <_free_r+0x20>
    2504:	6818      	ldr	r0, [r3, #0]
    2506:	685b      	ldr	r3, [r3, #4]
    2508:	1841      	adds	r1, r0, r1
    250a:	6021      	str	r1, [r4, #0]
    250c:	e7ee      	b.n	24ec <_free_r+0x20>
    250e:	0013      	movs	r3, r2
    2510:	685a      	ldr	r2, [r3, #4]
    2512:	2a00      	cmp	r2, #0
    2514:	d001      	beq.n	251a <_free_r+0x4e>
    2516:	42a2      	cmp	r2, r4
    2518:	d9f9      	bls.n	250e <_free_r+0x42>
    251a:	6819      	ldr	r1, [r3, #0]
    251c:	1858      	adds	r0, r3, r1
    251e:	42a0      	cmp	r0, r4
    2520:	d10b      	bne.n	253a <_free_r+0x6e>
    2522:	6820      	ldr	r0, [r4, #0]
    2524:	1809      	adds	r1, r1, r0
    2526:	1858      	adds	r0, r3, r1
    2528:	6019      	str	r1, [r3, #0]
    252a:	4282      	cmp	r2, r0
    252c:	d1e0      	bne.n	24f0 <_free_r+0x24>
    252e:	6810      	ldr	r0, [r2, #0]
    2530:	6852      	ldr	r2, [r2, #4]
    2532:	1841      	adds	r1, r0, r1
    2534:	6019      	str	r1, [r3, #0]
    2536:	605a      	str	r2, [r3, #4]
    2538:	e7da      	b.n	24f0 <_free_r+0x24>
    253a:	42a0      	cmp	r0, r4
    253c:	d902      	bls.n	2544 <_free_r+0x78>
    253e:	230c      	movs	r3, #12
    2540:	602b      	str	r3, [r5, #0]
    2542:	e7d5      	b.n	24f0 <_free_r+0x24>
    2544:	6821      	ldr	r1, [r4, #0]
    2546:	1860      	adds	r0, r4, r1
    2548:	4282      	cmp	r2, r0
    254a:	d103      	bne.n	2554 <_free_r+0x88>
    254c:	6810      	ldr	r0, [r2, #0]
    254e:	6852      	ldr	r2, [r2, #4]
    2550:	1841      	adds	r1, r0, r1
    2552:	6021      	str	r1, [r4, #0]
    2554:	6062      	str	r2, [r4, #4]
    2556:	605c      	str	r4, [r3, #4]
    2558:	e7ca      	b.n	24f0 <_free_r+0x24>
    255a:	46c0      	nop			; (mov r8, r8)
    255c:	200000d0 	.word	0x200000d0

00002560 <_malloc_r>:
    2560:	2303      	movs	r3, #3
    2562:	b570      	push	{r4, r5, r6, lr}
    2564:	1ccd      	adds	r5, r1, #3
    2566:	439d      	bics	r5, r3
    2568:	3508      	adds	r5, #8
    256a:	0006      	movs	r6, r0
    256c:	2d0c      	cmp	r5, #12
    256e:	d21e      	bcs.n	25ae <_malloc_r+0x4e>
    2570:	250c      	movs	r5, #12
    2572:	42a9      	cmp	r1, r5
    2574:	d81d      	bhi.n	25b2 <_malloc_r+0x52>
    2576:	0030      	movs	r0, r6
    2578:	f000 fcaf 	bl	2eda <__malloc_lock>
    257c:	4a25      	ldr	r2, [pc, #148]	; (2614 <_malloc_r+0xb4>)
    257e:	6814      	ldr	r4, [r2, #0]
    2580:	0021      	movs	r1, r4
    2582:	2900      	cmp	r1, #0
    2584:	d119      	bne.n	25ba <_malloc_r+0x5a>
    2586:	4c24      	ldr	r4, [pc, #144]	; (2618 <_malloc_r+0xb8>)
    2588:	6823      	ldr	r3, [r4, #0]
    258a:	2b00      	cmp	r3, #0
    258c:	d103      	bne.n	2596 <_malloc_r+0x36>
    258e:	0030      	movs	r0, r6
    2590:	f000 fb10 	bl	2bb4 <_sbrk_r>
    2594:	6020      	str	r0, [r4, #0]
    2596:	0029      	movs	r1, r5
    2598:	0030      	movs	r0, r6
    259a:	f000 fb0b 	bl	2bb4 <_sbrk_r>
    259e:	1c43      	adds	r3, r0, #1
    25a0:	d12c      	bne.n	25fc <_malloc_r+0x9c>
    25a2:	230c      	movs	r3, #12
    25a4:	0030      	movs	r0, r6
    25a6:	6033      	str	r3, [r6, #0]
    25a8:	f000 fc98 	bl	2edc <__malloc_unlock>
    25ac:	e003      	b.n	25b6 <_malloc_r+0x56>
    25ae:	2d00      	cmp	r5, #0
    25b0:	dadf      	bge.n	2572 <_malloc_r+0x12>
    25b2:	230c      	movs	r3, #12
    25b4:	6033      	str	r3, [r6, #0]
    25b6:	2000      	movs	r0, #0
    25b8:	bd70      	pop	{r4, r5, r6, pc}
    25ba:	680b      	ldr	r3, [r1, #0]
    25bc:	1b5b      	subs	r3, r3, r5
    25be:	d41a      	bmi.n	25f6 <_malloc_r+0x96>
    25c0:	2b0b      	cmp	r3, #11
    25c2:	d903      	bls.n	25cc <_malloc_r+0x6c>
    25c4:	600b      	str	r3, [r1, #0]
    25c6:	18cc      	adds	r4, r1, r3
    25c8:	6025      	str	r5, [r4, #0]
    25ca:	e003      	b.n	25d4 <_malloc_r+0x74>
    25cc:	428c      	cmp	r4, r1
    25ce:	d10e      	bne.n	25ee <_malloc_r+0x8e>
    25d0:	6863      	ldr	r3, [r4, #4]
    25d2:	6013      	str	r3, [r2, #0]
    25d4:	0030      	movs	r0, r6
    25d6:	f000 fc81 	bl	2edc <__malloc_unlock>
    25da:	0020      	movs	r0, r4
    25dc:	2207      	movs	r2, #7
    25de:	300b      	adds	r0, #11
    25e0:	1d23      	adds	r3, r4, #4
    25e2:	4390      	bics	r0, r2
    25e4:	1ac3      	subs	r3, r0, r3
    25e6:	d0e7      	beq.n	25b8 <_malloc_r+0x58>
    25e8:	425a      	negs	r2, r3
    25ea:	50e2      	str	r2, [r4, r3]
    25ec:	e7e4      	b.n	25b8 <_malloc_r+0x58>
    25ee:	684b      	ldr	r3, [r1, #4]
    25f0:	6063      	str	r3, [r4, #4]
    25f2:	000c      	movs	r4, r1
    25f4:	e7ee      	b.n	25d4 <_malloc_r+0x74>
    25f6:	000c      	movs	r4, r1
    25f8:	6849      	ldr	r1, [r1, #4]
    25fa:	e7c2      	b.n	2582 <_malloc_r+0x22>
    25fc:	2303      	movs	r3, #3
    25fe:	1cc4      	adds	r4, r0, #3
    2600:	439c      	bics	r4, r3
    2602:	42a0      	cmp	r0, r4
    2604:	d0e0      	beq.n	25c8 <_malloc_r+0x68>
    2606:	1a21      	subs	r1, r4, r0
    2608:	0030      	movs	r0, r6
    260a:	f000 fad3 	bl	2bb4 <_sbrk_r>
    260e:	1c43      	adds	r3, r0, #1
    2610:	d1da      	bne.n	25c8 <_malloc_r+0x68>
    2612:	e7c6      	b.n	25a2 <_malloc_r+0x42>
    2614:	200000d0 	.word	0x200000d0
    2618:	200000d4 	.word	0x200000d4

0000261c <__sfputc_r>:
    261c:	6893      	ldr	r3, [r2, #8]
    261e:	b510      	push	{r4, lr}
    2620:	3b01      	subs	r3, #1
    2622:	6093      	str	r3, [r2, #8]
    2624:	2b00      	cmp	r3, #0
    2626:	da05      	bge.n	2634 <__sfputc_r+0x18>
    2628:	6994      	ldr	r4, [r2, #24]
    262a:	42a3      	cmp	r3, r4
    262c:	db08      	blt.n	2640 <__sfputc_r+0x24>
    262e:	b2cb      	uxtb	r3, r1
    2630:	2b0a      	cmp	r3, #10
    2632:	d005      	beq.n	2640 <__sfputc_r+0x24>
    2634:	6813      	ldr	r3, [r2, #0]
    2636:	1c58      	adds	r0, r3, #1
    2638:	6010      	str	r0, [r2, #0]
    263a:	7019      	strb	r1, [r3, #0]
    263c:	b2c8      	uxtb	r0, r1
    263e:	bd10      	pop	{r4, pc}
    2640:	f000 fb16 	bl	2c70 <__swbuf_r>
    2644:	e7fb      	b.n	263e <__sfputc_r+0x22>

00002646 <__sfputs_r>:
    2646:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2648:	0006      	movs	r6, r0
    264a:	000f      	movs	r7, r1
    264c:	0014      	movs	r4, r2
    264e:	18d5      	adds	r5, r2, r3
    2650:	42ac      	cmp	r4, r5
    2652:	d101      	bne.n	2658 <__sfputs_r+0x12>
    2654:	2000      	movs	r0, #0
    2656:	e007      	b.n	2668 <__sfputs_r+0x22>
    2658:	7821      	ldrb	r1, [r4, #0]
    265a:	003a      	movs	r2, r7
    265c:	0030      	movs	r0, r6
    265e:	f7ff ffdd 	bl	261c <__sfputc_r>
    2662:	3401      	adds	r4, #1
    2664:	1c43      	adds	r3, r0, #1
    2666:	d1f3      	bne.n	2650 <__sfputs_r+0xa>
    2668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0000266c <_vfiprintf_r>:
    266c:	b5f0      	push	{r4, r5, r6, r7, lr}
    266e:	b09f      	sub	sp, #124	; 0x7c
    2670:	0006      	movs	r6, r0
    2672:	000f      	movs	r7, r1
    2674:	0014      	movs	r4, r2
    2676:	9305      	str	r3, [sp, #20]
    2678:	2800      	cmp	r0, #0
    267a:	d004      	beq.n	2686 <_vfiprintf_r+0x1a>
    267c:	6983      	ldr	r3, [r0, #24]
    267e:	2b00      	cmp	r3, #0
    2680:	d101      	bne.n	2686 <_vfiprintf_r+0x1a>
    2682:	f7ff fe17 	bl	22b4 <__sinit>
    2686:	4b7f      	ldr	r3, [pc, #508]	; (2884 <_vfiprintf_r+0x218>)
    2688:	429f      	cmp	r7, r3
    268a:	d15c      	bne.n	2746 <_vfiprintf_r+0xda>
    268c:	6877      	ldr	r7, [r6, #4]
    268e:	89bb      	ldrh	r3, [r7, #12]
    2690:	071b      	lsls	r3, r3, #28
    2692:	d562      	bpl.n	275a <_vfiprintf_r+0xee>
    2694:	693b      	ldr	r3, [r7, #16]
    2696:	2b00      	cmp	r3, #0
    2698:	d05f      	beq.n	275a <_vfiprintf_r+0xee>
    269a:	2300      	movs	r3, #0
    269c:	ad06      	add	r5, sp, #24
    269e:	616b      	str	r3, [r5, #20]
    26a0:	3320      	adds	r3, #32
    26a2:	766b      	strb	r3, [r5, #25]
    26a4:	3310      	adds	r3, #16
    26a6:	76ab      	strb	r3, [r5, #26]
    26a8:	9402      	str	r4, [sp, #8]
    26aa:	9c02      	ldr	r4, [sp, #8]
    26ac:	7823      	ldrb	r3, [r4, #0]
    26ae:	2b00      	cmp	r3, #0
    26b0:	d15d      	bne.n	276e <_vfiprintf_r+0x102>
    26b2:	9b02      	ldr	r3, [sp, #8]
    26b4:	1ae3      	subs	r3, r4, r3
    26b6:	9304      	str	r3, [sp, #16]
    26b8:	d00d      	beq.n	26d6 <_vfiprintf_r+0x6a>
    26ba:	9b04      	ldr	r3, [sp, #16]
    26bc:	9a02      	ldr	r2, [sp, #8]
    26be:	0039      	movs	r1, r7
    26c0:	0030      	movs	r0, r6
    26c2:	f7ff ffc0 	bl	2646 <__sfputs_r>
    26c6:	1c43      	adds	r3, r0, #1
    26c8:	d100      	bne.n	26cc <_vfiprintf_r+0x60>
    26ca:	e0cc      	b.n	2866 <_vfiprintf_r+0x1fa>
    26cc:	696a      	ldr	r2, [r5, #20]
    26ce:	9b04      	ldr	r3, [sp, #16]
    26d0:	4694      	mov	ip, r2
    26d2:	4463      	add	r3, ip
    26d4:	616b      	str	r3, [r5, #20]
    26d6:	7823      	ldrb	r3, [r4, #0]
    26d8:	2b00      	cmp	r3, #0
    26da:	d100      	bne.n	26de <_vfiprintf_r+0x72>
    26dc:	e0c3      	b.n	2866 <_vfiprintf_r+0x1fa>
    26de:	2201      	movs	r2, #1
    26e0:	2300      	movs	r3, #0
    26e2:	4252      	negs	r2, r2
    26e4:	606a      	str	r2, [r5, #4]
    26e6:	a902      	add	r1, sp, #8
    26e8:	3254      	adds	r2, #84	; 0x54
    26ea:	1852      	adds	r2, r2, r1
    26ec:	3401      	adds	r4, #1
    26ee:	602b      	str	r3, [r5, #0]
    26f0:	60eb      	str	r3, [r5, #12]
    26f2:	60ab      	str	r3, [r5, #8]
    26f4:	7013      	strb	r3, [r2, #0]
    26f6:	65ab      	str	r3, [r5, #88]	; 0x58
    26f8:	7821      	ldrb	r1, [r4, #0]
    26fa:	2205      	movs	r2, #5
    26fc:	4862      	ldr	r0, [pc, #392]	; (2888 <_vfiprintf_r+0x21c>)
    26fe:	f000 fbe1 	bl	2ec4 <memchr>
    2702:	1c63      	adds	r3, r4, #1
    2704:	469c      	mov	ip, r3
    2706:	2800      	cmp	r0, #0
    2708:	d135      	bne.n	2776 <_vfiprintf_r+0x10a>
    270a:	6829      	ldr	r1, [r5, #0]
    270c:	06cb      	lsls	r3, r1, #27
    270e:	d504      	bpl.n	271a <_vfiprintf_r+0xae>
    2710:	2353      	movs	r3, #83	; 0x53
    2712:	aa02      	add	r2, sp, #8
    2714:	3020      	adds	r0, #32
    2716:	189b      	adds	r3, r3, r2
    2718:	7018      	strb	r0, [r3, #0]
    271a:	070b      	lsls	r3, r1, #28
    271c:	d504      	bpl.n	2728 <_vfiprintf_r+0xbc>
    271e:	2353      	movs	r3, #83	; 0x53
    2720:	202b      	movs	r0, #43	; 0x2b
    2722:	aa02      	add	r2, sp, #8
    2724:	189b      	adds	r3, r3, r2
    2726:	7018      	strb	r0, [r3, #0]
    2728:	7823      	ldrb	r3, [r4, #0]
    272a:	2b2a      	cmp	r3, #42	; 0x2a
    272c:	d02c      	beq.n	2788 <_vfiprintf_r+0x11c>
    272e:	2000      	movs	r0, #0
    2730:	210a      	movs	r1, #10
    2732:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2734:	7822      	ldrb	r2, [r4, #0]
    2736:	3a30      	subs	r2, #48	; 0x30
    2738:	2a09      	cmp	r2, #9
    273a:	d800      	bhi.n	273e <_vfiprintf_r+0xd2>
    273c:	e06b      	b.n	2816 <_vfiprintf_r+0x1aa>
    273e:	2800      	cmp	r0, #0
    2740:	d02a      	beq.n	2798 <_vfiprintf_r+0x12c>
    2742:	9309      	str	r3, [sp, #36]	; 0x24
    2744:	e028      	b.n	2798 <_vfiprintf_r+0x12c>
    2746:	4b51      	ldr	r3, [pc, #324]	; (288c <_vfiprintf_r+0x220>)
    2748:	429f      	cmp	r7, r3
    274a:	d101      	bne.n	2750 <_vfiprintf_r+0xe4>
    274c:	68b7      	ldr	r7, [r6, #8]
    274e:	e79e      	b.n	268e <_vfiprintf_r+0x22>
    2750:	4b4f      	ldr	r3, [pc, #316]	; (2890 <_vfiprintf_r+0x224>)
    2752:	429f      	cmp	r7, r3
    2754:	d19b      	bne.n	268e <_vfiprintf_r+0x22>
    2756:	68f7      	ldr	r7, [r6, #12]
    2758:	e799      	b.n	268e <_vfiprintf_r+0x22>
    275a:	0039      	movs	r1, r7
    275c:	0030      	movs	r0, r6
    275e:	f000 faf1 	bl	2d44 <__swsetup_r>
    2762:	2800      	cmp	r0, #0
    2764:	d099      	beq.n	269a <_vfiprintf_r+0x2e>
    2766:	2001      	movs	r0, #1
    2768:	4240      	negs	r0, r0
    276a:	b01f      	add	sp, #124	; 0x7c
    276c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    276e:	2b25      	cmp	r3, #37	; 0x25
    2770:	d09f      	beq.n	26b2 <_vfiprintf_r+0x46>
    2772:	3401      	adds	r4, #1
    2774:	e79a      	b.n	26ac <_vfiprintf_r+0x40>
    2776:	4b44      	ldr	r3, [pc, #272]	; (2888 <_vfiprintf_r+0x21c>)
    2778:	6829      	ldr	r1, [r5, #0]
    277a:	1ac0      	subs	r0, r0, r3
    277c:	2301      	movs	r3, #1
    277e:	4083      	lsls	r3, r0
    2780:	430b      	orrs	r3, r1
    2782:	602b      	str	r3, [r5, #0]
    2784:	4664      	mov	r4, ip
    2786:	e7b7      	b.n	26f8 <_vfiprintf_r+0x8c>
    2788:	9b05      	ldr	r3, [sp, #20]
    278a:	1d18      	adds	r0, r3, #4
    278c:	681b      	ldr	r3, [r3, #0]
    278e:	9005      	str	r0, [sp, #20]
    2790:	2b00      	cmp	r3, #0
    2792:	db3a      	blt.n	280a <_vfiprintf_r+0x19e>
    2794:	9309      	str	r3, [sp, #36]	; 0x24
    2796:	4664      	mov	r4, ip
    2798:	7823      	ldrb	r3, [r4, #0]
    279a:	2b2e      	cmp	r3, #46	; 0x2e
    279c:	d10b      	bne.n	27b6 <_vfiprintf_r+0x14a>
    279e:	7863      	ldrb	r3, [r4, #1]
    27a0:	1c62      	adds	r2, r4, #1
    27a2:	2b2a      	cmp	r3, #42	; 0x2a
    27a4:	d13f      	bne.n	2826 <_vfiprintf_r+0x1ba>
    27a6:	9b05      	ldr	r3, [sp, #20]
    27a8:	3402      	adds	r4, #2
    27aa:	1d1a      	adds	r2, r3, #4
    27ac:	681b      	ldr	r3, [r3, #0]
    27ae:	9205      	str	r2, [sp, #20]
    27b0:	2b00      	cmp	r3, #0
    27b2:	db35      	blt.n	2820 <_vfiprintf_r+0x1b4>
    27b4:	9307      	str	r3, [sp, #28]
    27b6:	7821      	ldrb	r1, [r4, #0]
    27b8:	2203      	movs	r2, #3
    27ba:	4836      	ldr	r0, [pc, #216]	; (2894 <_vfiprintf_r+0x228>)
    27bc:	f000 fb82 	bl	2ec4 <memchr>
    27c0:	2800      	cmp	r0, #0
    27c2:	d007      	beq.n	27d4 <_vfiprintf_r+0x168>
    27c4:	4b33      	ldr	r3, [pc, #204]	; (2894 <_vfiprintf_r+0x228>)
    27c6:	682a      	ldr	r2, [r5, #0]
    27c8:	1ac0      	subs	r0, r0, r3
    27ca:	2340      	movs	r3, #64	; 0x40
    27cc:	4083      	lsls	r3, r0
    27ce:	4313      	orrs	r3, r2
    27d0:	602b      	str	r3, [r5, #0]
    27d2:	3401      	adds	r4, #1
    27d4:	7821      	ldrb	r1, [r4, #0]
    27d6:	1c63      	adds	r3, r4, #1
    27d8:	2206      	movs	r2, #6
    27da:	482f      	ldr	r0, [pc, #188]	; (2898 <_vfiprintf_r+0x22c>)
    27dc:	9302      	str	r3, [sp, #8]
    27de:	7629      	strb	r1, [r5, #24]
    27e0:	f000 fb70 	bl	2ec4 <memchr>
    27e4:	2800      	cmp	r0, #0
    27e6:	d044      	beq.n	2872 <_vfiprintf_r+0x206>
    27e8:	4b2c      	ldr	r3, [pc, #176]	; (289c <_vfiprintf_r+0x230>)
    27ea:	2b00      	cmp	r3, #0
    27ec:	d12f      	bne.n	284e <_vfiprintf_r+0x1e2>
    27ee:	6829      	ldr	r1, [r5, #0]
    27f0:	9b05      	ldr	r3, [sp, #20]
    27f2:	2207      	movs	r2, #7
    27f4:	05c9      	lsls	r1, r1, #23
    27f6:	d528      	bpl.n	284a <_vfiprintf_r+0x1de>
    27f8:	189b      	adds	r3, r3, r2
    27fa:	4393      	bics	r3, r2
    27fc:	3308      	adds	r3, #8
    27fe:	9305      	str	r3, [sp, #20]
    2800:	696b      	ldr	r3, [r5, #20]
    2802:	9a03      	ldr	r2, [sp, #12]
    2804:	189b      	adds	r3, r3, r2
    2806:	616b      	str	r3, [r5, #20]
    2808:	e74f      	b.n	26aa <_vfiprintf_r+0x3e>
    280a:	425b      	negs	r3, r3
    280c:	60eb      	str	r3, [r5, #12]
    280e:	2302      	movs	r3, #2
    2810:	430b      	orrs	r3, r1
    2812:	602b      	str	r3, [r5, #0]
    2814:	e7bf      	b.n	2796 <_vfiprintf_r+0x12a>
    2816:	434b      	muls	r3, r1
    2818:	3401      	adds	r4, #1
    281a:	189b      	adds	r3, r3, r2
    281c:	2001      	movs	r0, #1
    281e:	e789      	b.n	2734 <_vfiprintf_r+0xc8>
    2820:	2301      	movs	r3, #1
    2822:	425b      	negs	r3, r3
    2824:	e7c6      	b.n	27b4 <_vfiprintf_r+0x148>
    2826:	2300      	movs	r3, #0
    2828:	0014      	movs	r4, r2
    282a:	200a      	movs	r0, #10
    282c:	001a      	movs	r2, r3
    282e:	606b      	str	r3, [r5, #4]
    2830:	7821      	ldrb	r1, [r4, #0]
    2832:	3930      	subs	r1, #48	; 0x30
    2834:	2909      	cmp	r1, #9
    2836:	d903      	bls.n	2840 <_vfiprintf_r+0x1d4>
    2838:	2b00      	cmp	r3, #0
    283a:	d0bc      	beq.n	27b6 <_vfiprintf_r+0x14a>
    283c:	9207      	str	r2, [sp, #28]
    283e:	e7ba      	b.n	27b6 <_vfiprintf_r+0x14a>
    2840:	4342      	muls	r2, r0
    2842:	3401      	adds	r4, #1
    2844:	1852      	adds	r2, r2, r1
    2846:	2301      	movs	r3, #1
    2848:	e7f2      	b.n	2830 <_vfiprintf_r+0x1c4>
    284a:	3307      	adds	r3, #7
    284c:	e7d5      	b.n	27fa <_vfiprintf_r+0x18e>
    284e:	ab05      	add	r3, sp, #20
    2850:	9300      	str	r3, [sp, #0]
    2852:	003a      	movs	r2, r7
    2854:	4b12      	ldr	r3, [pc, #72]	; (28a0 <_vfiprintf_r+0x234>)
    2856:	0029      	movs	r1, r5
    2858:	0030      	movs	r0, r6
    285a:	e000      	b.n	285e <_vfiprintf_r+0x1f2>
    285c:	bf00      	nop
    285e:	9003      	str	r0, [sp, #12]
    2860:	9b03      	ldr	r3, [sp, #12]
    2862:	3301      	adds	r3, #1
    2864:	d1cc      	bne.n	2800 <_vfiprintf_r+0x194>
    2866:	89bb      	ldrh	r3, [r7, #12]
    2868:	065b      	lsls	r3, r3, #25
    286a:	d500      	bpl.n	286e <_vfiprintf_r+0x202>
    286c:	e77b      	b.n	2766 <_vfiprintf_r+0xfa>
    286e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    2870:	e77b      	b.n	276a <_vfiprintf_r+0xfe>
    2872:	ab05      	add	r3, sp, #20
    2874:	9300      	str	r3, [sp, #0]
    2876:	003a      	movs	r2, r7
    2878:	4b09      	ldr	r3, [pc, #36]	; (28a0 <_vfiprintf_r+0x234>)
    287a:	0029      	movs	r1, r5
    287c:	0030      	movs	r0, r6
    287e:	f000 f87f 	bl	2980 <_printf_i>
    2882:	e7ec      	b.n	285e <_vfiprintf_r+0x1f2>
    2884:	000031b8 	.word	0x000031b8
    2888:	000031f8 	.word	0x000031f8
    288c:	000031d8 	.word	0x000031d8
    2890:	00003198 	.word	0x00003198
    2894:	000031fe 	.word	0x000031fe
    2898:	00003202 	.word	0x00003202
    289c:	00000000 	.word	0x00000000
    28a0:	00002647 	.word	0x00002647

000028a4 <_printf_common>:
    28a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    28a6:	0015      	movs	r5, r2
    28a8:	9301      	str	r3, [sp, #4]
    28aa:	688a      	ldr	r2, [r1, #8]
    28ac:	690b      	ldr	r3, [r1, #16]
    28ae:	9000      	str	r0, [sp, #0]
    28b0:	000c      	movs	r4, r1
    28b2:	4293      	cmp	r3, r2
    28b4:	da00      	bge.n	28b8 <_printf_common+0x14>
    28b6:	0013      	movs	r3, r2
    28b8:	0022      	movs	r2, r4
    28ba:	602b      	str	r3, [r5, #0]
    28bc:	3243      	adds	r2, #67	; 0x43
    28be:	7812      	ldrb	r2, [r2, #0]
    28c0:	2a00      	cmp	r2, #0
    28c2:	d001      	beq.n	28c8 <_printf_common+0x24>
    28c4:	3301      	adds	r3, #1
    28c6:	602b      	str	r3, [r5, #0]
    28c8:	6823      	ldr	r3, [r4, #0]
    28ca:	069b      	lsls	r3, r3, #26
    28cc:	d502      	bpl.n	28d4 <_printf_common+0x30>
    28ce:	682b      	ldr	r3, [r5, #0]
    28d0:	3302      	adds	r3, #2
    28d2:	602b      	str	r3, [r5, #0]
    28d4:	2706      	movs	r7, #6
    28d6:	6823      	ldr	r3, [r4, #0]
    28d8:	401f      	ands	r7, r3
    28da:	d027      	beq.n	292c <_printf_common+0x88>
    28dc:	0023      	movs	r3, r4
    28de:	3343      	adds	r3, #67	; 0x43
    28e0:	781b      	ldrb	r3, [r3, #0]
    28e2:	1e5a      	subs	r2, r3, #1
    28e4:	4193      	sbcs	r3, r2
    28e6:	6822      	ldr	r2, [r4, #0]
    28e8:	0692      	lsls	r2, r2, #26
    28ea:	d430      	bmi.n	294e <_printf_common+0xaa>
    28ec:	0022      	movs	r2, r4
    28ee:	9901      	ldr	r1, [sp, #4]
    28f0:	3243      	adds	r2, #67	; 0x43
    28f2:	9800      	ldr	r0, [sp, #0]
    28f4:	9e08      	ldr	r6, [sp, #32]
    28f6:	47b0      	blx	r6
    28f8:	1c43      	adds	r3, r0, #1
    28fa:	d025      	beq.n	2948 <_printf_common+0xa4>
    28fc:	2306      	movs	r3, #6
    28fe:	6820      	ldr	r0, [r4, #0]
    2900:	682a      	ldr	r2, [r5, #0]
    2902:	68e1      	ldr	r1, [r4, #12]
    2904:	4003      	ands	r3, r0
    2906:	2500      	movs	r5, #0
    2908:	2b04      	cmp	r3, #4
    290a:	d103      	bne.n	2914 <_printf_common+0x70>
    290c:	1a8d      	subs	r5, r1, r2
    290e:	43eb      	mvns	r3, r5
    2910:	17db      	asrs	r3, r3, #31
    2912:	401d      	ands	r5, r3
    2914:	68a3      	ldr	r3, [r4, #8]
    2916:	6922      	ldr	r2, [r4, #16]
    2918:	4293      	cmp	r3, r2
    291a:	dd01      	ble.n	2920 <_printf_common+0x7c>
    291c:	1a9b      	subs	r3, r3, r2
    291e:	18ed      	adds	r5, r5, r3
    2920:	2700      	movs	r7, #0
    2922:	42bd      	cmp	r5, r7
    2924:	d120      	bne.n	2968 <_printf_common+0xc4>
    2926:	2000      	movs	r0, #0
    2928:	e010      	b.n	294c <_printf_common+0xa8>
    292a:	3701      	adds	r7, #1
    292c:	68e3      	ldr	r3, [r4, #12]
    292e:	682a      	ldr	r2, [r5, #0]
    2930:	1a9b      	subs	r3, r3, r2
    2932:	429f      	cmp	r7, r3
    2934:	dad2      	bge.n	28dc <_printf_common+0x38>
    2936:	0022      	movs	r2, r4
    2938:	2301      	movs	r3, #1
    293a:	3219      	adds	r2, #25
    293c:	9901      	ldr	r1, [sp, #4]
    293e:	9800      	ldr	r0, [sp, #0]
    2940:	9e08      	ldr	r6, [sp, #32]
    2942:	47b0      	blx	r6
    2944:	1c43      	adds	r3, r0, #1
    2946:	d1f0      	bne.n	292a <_printf_common+0x86>
    2948:	2001      	movs	r0, #1
    294a:	4240      	negs	r0, r0
    294c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    294e:	2030      	movs	r0, #48	; 0x30
    2950:	18e1      	adds	r1, r4, r3
    2952:	3143      	adds	r1, #67	; 0x43
    2954:	7008      	strb	r0, [r1, #0]
    2956:	0021      	movs	r1, r4
    2958:	1c5a      	adds	r2, r3, #1
    295a:	3145      	adds	r1, #69	; 0x45
    295c:	7809      	ldrb	r1, [r1, #0]
    295e:	18a2      	adds	r2, r4, r2
    2960:	3243      	adds	r2, #67	; 0x43
    2962:	3302      	adds	r3, #2
    2964:	7011      	strb	r1, [r2, #0]
    2966:	e7c1      	b.n	28ec <_printf_common+0x48>
    2968:	0022      	movs	r2, r4
    296a:	2301      	movs	r3, #1
    296c:	321a      	adds	r2, #26
    296e:	9901      	ldr	r1, [sp, #4]
    2970:	9800      	ldr	r0, [sp, #0]
    2972:	9e08      	ldr	r6, [sp, #32]
    2974:	47b0      	blx	r6
    2976:	1c43      	adds	r3, r0, #1
    2978:	d0e6      	beq.n	2948 <_printf_common+0xa4>
    297a:	3701      	adds	r7, #1
    297c:	e7d1      	b.n	2922 <_printf_common+0x7e>
	...

00002980 <_printf_i>:
    2980:	b5f0      	push	{r4, r5, r6, r7, lr}
    2982:	b08b      	sub	sp, #44	; 0x2c
    2984:	9206      	str	r2, [sp, #24]
    2986:	000a      	movs	r2, r1
    2988:	3243      	adds	r2, #67	; 0x43
    298a:	9307      	str	r3, [sp, #28]
    298c:	9005      	str	r0, [sp, #20]
    298e:	9204      	str	r2, [sp, #16]
    2990:	7e0a      	ldrb	r2, [r1, #24]
    2992:	000c      	movs	r4, r1
    2994:	9b10      	ldr	r3, [sp, #64]	; 0x40
    2996:	2a6e      	cmp	r2, #110	; 0x6e
    2998:	d100      	bne.n	299c <_printf_i+0x1c>
    299a:	e08f      	b.n	2abc <_printf_i+0x13c>
    299c:	d817      	bhi.n	29ce <_printf_i+0x4e>
    299e:	2a63      	cmp	r2, #99	; 0x63
    29a0:	d02c      	beq.n	29fc <_printf_i+0x7c>
    29a2:	d808      	bhi.n	29b6 <_printf_i+0x36>
    29a4:	2a00      	cmp	r2, #0
    29a6:	d100      	bne.n	29aa <_printf_i+0x2a>
    29a8:	e099      	b.n	2ade <_printf_i+0x15e>
    29aa:	2a58      	cmp	r2, #88	; 0x58
    29ac:	d054      	beq.n	2a58 <_printf_i+0xd8>
    29ae:	0026      	movs	r6, r4
    29b0:	3642      	adds	r6, #66	; 0x42
    29b2:	7032      	strb	r2, [r6, #0]
    29b4:	e029      	b.n	2a0a <_printf_i+0x8a>
    29b6:	2a64      	cmp	r2, #100	; 0x64
    29b8:	d001      	beq.n	29be <_printf_i+0x3e>
    29ba:	2a69      	cmp	r2, #105	; 0x69
    29bc:	d1f7      	bne.n	29ae <_printf_i+0x2e>
    29be:	6821      	ldr	r1, [r4, #0]
    29c0:	681a      	ldr	r2, [r3, #0]
    29c2:	0608      	lsls	r0, r1, #24
    29c4:	d523      	bpl.n	2a0e <_printf_i+0x8e>
    29c6:	1d11      	adds	r1, r2, #4
    29c8:	6019      	str	r1, [r3, #0]
    29ca:	6815      	ldr	r5, [r2, #0]
    29cc:	e025      	b.n	2a1a <_printf_i+0x9a>
    29ce:	2a73      	cmp	r2, #115	; 0x73
    29d0:	d100      	bne.n	29d4 <_printf_i+0x54>
    29d2:	e088      	b.n	2ae6 <_printf_i+0x166>
    29d4:	d808      	bhi.n	29e8 <_printf_i+0x68>
    29d6:	2a6f      	cmp	r2, #111	; 0x6f
    29d8:	d029      	beq.n	2a2e <_printf_i+0xae>
    29da:	2a70      	cmp	r2, #112	; 0x70
    29dc:	d1e7      	bne.n	29ae <_printf_i+0x2e>
    29de:	2220      	movs	r2, #32
    29e0:	6809      	ldr	r1, [r1, #0]
    29e2:	430a      	orrs	r2, r1
    29e4:	6022      	str	r2, [r4, #0]
    29e6:	e003      	b.n	29f0 <_printf_i+0x70>
    29e8:	2a75      	cmp	r2, #117	; 0x75
    29ea:	d020      	beq.n	2a2e <_printf_i+0xae>
    29ec:	2a78      	cmp	r2, #120	; 0x78
    29ee:	d1de      	bne.n	29ae <_printf_i+0x2e>
    29f0:	0022      	movs	r2, r4
    29f2:	2178      	movs	r1, #120	; 0x78
    29f4:	3245      	adds	r2, #69	; 0x45
    29f6:	7011      	strb	r1, [r2, #0]
    29f8:	4a6c      	ldr	r2, [pc, #432]	; (2bac <_printf_i+0x22c>)
    29fa:	e030      	b.n	2a5e <_printf_i+0xde>
    29fc:	000e      	movs	r6, r1
    29fe:	681a      	ldr	r2, [r3, #0]
    2a00:	3642      	adds	r6, #66	; 0x42
    2a02:	1d11      	adds	r1, r2, #4
    2a04:	6019      	str	r1, [r3, #0]
    2a06:	6813      	ldr	r3, [r2, #0]
    2a08:	7033      	strb	r3, [r6, #0]
    2a0a:	2301      	movs	r3, #1
    2a0c:	e079      	b.n	2b02 <_printf_i+0x182>
    2a0e:	0649      	lsls	r1, r1, #25
    2a10:	d5d9      	bpl.n	29c6 <_printf_i+0x46>
    2a12:	1d11      	adds	r1, r2, #4
    2a14:	6019      	str	r1, [r3, #0]
    2a16:	2300      	movs	r3, #0
    2a18:	5ed5      	ldrsh	r5, [r2, r3]
    2a1a:	2d00      	cmp	r5, #0
    2a1c:	da03      	bge.n	2a26 <_printf_i+0xa6>
    2a1e:	232d      	movs	r3, #45	; 0x2d
    2a20:	9a04      	ldr	r2, [sp, #16]
    2a22:	426d      	negs	r5, r5
    2a24:	7013      	strb	r3, [r2, #0]
    2a26:	4b62      	ldr	r3, [pc, #392]	; (2bb0 <_printf_i+0x230>)
    2a28:	270a      	movs	r7, #10
    2a2a:	9303      	str	r3, [sp, #12]
    2a2c:	e02f      	b.n	2a8e <_printf_i+0x10e>
    2a2e:	6820      	ldr	r0, [r4, #0]
    2a30:	6819      	ldr	r1, [r3, #0]
    2a32:	0605      	lsls	r5, r0, #24
    2a34:	d503      	bpl.n	2a3e <_printf_i+0xbe>
    2a36:	1d08      	adds	r0, r1, #4
    2a38:	6018      	str	r0, [r3, #0]
    2a3a:	680d      	ldr	r5, [r1, #0]
    2a3c:	e005      	b.n	2a4a <_printf_i+0xca>
    2a3e:	0640      	lsls	r0, r0, #25
    2a40:	d5f9      	bpl.n	2a36 <_printf_i+0xb6>
    2a42:	680d      	ldr	r5, [r1, #0]
    2a44:	1d08      	adds	r0, r1, #4
    2a46:	6018      	str	r0, [r3, #0]
    2a48:	b2ad      	uxth	r5, r5
    2a4a:	4b59      	ldr	r3, [pc, #356]	; (2bb0 <_printf_i+0x230>)
    2a4c:	2708      	movs	r7, #8
    2a4e:	9303      	str	r3, [sp, #12]
    2a50:	2a6f      	cmp	r2, #111	; 0x6f
    2a52:	d018      	beq.n	2a86 <_printf_i+0x106>
    2a54:	270a      	movs	r7, #10
    2a56:	e016      	b.n	2a86 <_printf_i+0x106>
    2a58:	3145      	adds	r1, #69	; 0x45
    2a5a:	700a      	strb	r2, [r1, #0]
    2a5c:	4a54      	ldr	r2, [pc, #336]	; (2bb0 <_printf_i+0x230>)
    2a5e:	9203      	str	r2, [sp, #12]
    2a60:	681a      	ldr	r2, [r3, #0]
    2a62:	6821      	ldr	r1, [r4, #0]
    2a64:	1d10      	adds	r0, r2, #4
    2a66:	6018      	str	r0, [r3, #0]
    2a68:	6815      	ldr	r5, [r2, #0]
    2a6a:	0608      	lsls	r0, r1, #24
    2a6c:	d522      	bpl.n	2ab4 <_printf_i+0x134>
    2a6e:	07cb      	lsls	r3, r1, #31
    2a70:	d502      	bpl.n	2a78 <_printf_i+0xf8>
    2a72:	2320      	movs	r3, #32
    2a74:	4319      	orrs	r1, r3
    2a76:	6021      	str	r1, [r4, #0]
    2a78:	2710      	movs	r7, #16
    2a7a:	2d00      	cmp	r5, #0
    2a7c:	d103      	bne.n	2a86 <_printf_i+0x106>
    2a7e:	2320      	movs	r3, #32
    2a80:	6822      	ldr	r2, [r4, #0]
    2a82:	439a      	bics	r2, r3
    2a84:	6022      	str	r2, [r4, #0]
    2a86:	0023      	movs	r3, r4
    2a88:	2200      	movs	r2, #0
    2a8a:	3343      	adds	r3, #67	; 0x43
    2a8c:	701a      	strb	r2, [r3, #0]
    2a8e:	6863      	ldr	r3, [r4, #4]
    2a90:	60a3      	str	r3, [r4, #8]
    2a92:	2b00      	cmp	r3, #0
    2a94:	db5c      	blt.n	2b50 <_printf_i+0x1d0>
    2a96:	2204      	movs	r2, #4
    2a98:	6821      	ldr	r1, [r4, #0]
    2a9a:	4391      	bics	r1, r2
    2a9c:	6021      	str	r1, [r4, #0]
    2a9e:	2d00      	cmp	r5, #0
    2aa0:	d158      	bne.n	2b54 <_printf_i+0x1d4>
    2aa2:	9e04      	ldr	r6, [sp, #16]
    2aa4:	2b00      	cmp	r3, #0
    2aa6:	d064      	beq.n	2b72 <_printf_i+0x1f2>
    2aa8:	0026      	movs	r6, r4
    2aaa:	9b03      	ldr	r3, [sp, #12]
    2aac:	3642      	adds	r6, #66	; 0x42
    2aae:	781b      	ldrb	r3, [r3, #0]
    2ab0:	7033      	strb	r3, [r6, #0]
    2ab2:	e05e      	b.n	2b72 <_printf_i+0x1f2>
    2ab4:	0648      	lsls	r0, r1, #25
    2ab6:	d5da      	bpl.n	2a6e <_printf_i+0xee>
    2ab8:	b2ad      	uxth	r5, r5
    2aba:	e7d8      	b.n	2a6e <_printf_i+0xee>
    2abc:	6809      	ldr	r1, [r1, #0]
    2abe:	681a      	ldr	r2, [r3, #0]
    2ac0:	0608      	lsls	r0, r1, #24
    2ac2:	d505      	bpl.n	2ad0 <_printf_i+0x150>
    2ac4:	1d11      	adds	r1, r2, #4
    2ac6:	6019      	str	r1, [r3, #0]
    2ac8:	6813      	ldr	r3, [r2, #0]
    2aca:	6962      	ldr	r2, [r4, #20]
    2acc:	601a      	str	r2, [r3, #0]
    2ace:	e006      	b.n	2ade <_printf_i+0x15e>
    2ad0:	0649      	lsls	r1, r1, #25
    2ad2:	d5f7      	bpl.n	2ac4 <_printf_i+0x144>
    2ad4:	1d11      	adds	r1, r2, #4
    2ad6:	6019      	str	r1, [r3, #0]
    2ad8:	6813      	ldr	r3, [r2, #0]
    2ada:	8aa2      	ldrh	r2, [r4, #20]
    2adc:	801a      	strh	r2, [r3, #0]
    2ade:	2300      	movs	r3, #0
    2ae0:	9e04      	ldr	r6, [sp, #16]
    2ae2:	6123      	str	r3, [r4, #16]
    2ae4:	e054      	b.n	2b90 <_printf_i+0x210>
    2ae6:	681a      	ldr	r2, [r3, #0]
    2ae8:	1d11      	adds	r1, r2, #4
    2aea:	6019      	str	r1, [r3, #0]
    2aec:	6816      	ldr	r6, [r2, #0]
    2aee:	2100      	movs	r1, #0
    2af0:	6862      	ldr	r2, [r4, #4]
    2af2:	0030      	movs	r0, r6
    2af4:	f000 f9e6 	bl	2ec4 <memchr>
    2af8:	2800      	cmp	r0, #0
    2afa:	d001      	beq.n	2b00 <_printf_i+0x180>
    2afc:	1b80      	subs	r0, r0, r6
    2afe:	6060      	str	r0, [r4, #4]
    2b00:	6863      	ldr	r3, [r4, #4]
    2b02:	6123      	str	r3, [r4, #16]
    2b04:	2300      	movs	r3, #0
    2b06:	9a04      	ldr	r2, [sp, #16]
    2b08:	7013      	strb	r3, [r2, #0]
    2b0a:	e041      	b.n	2b90 <_printf_i+0x210>
    2b0c:	6923      	ldr	r3, [r4, #16]
    2b0e:	0032      	movs	r2, r6
    2b10:	9906      	ldr	r1, [sp, #24]
    2b12:	9805      	ldr	r0, [sp, #20]
    2b14:	9d07      	ldr	r5, [sp, #28]
    2b16:	47a8      	blx	r5
    2b18:	1c43      	adds	r3, r0, #1
    2b1a:	d043      	beq.n	2ba4 <_printf_i+0x224>
    2b1c:	6823      	ldr	r3, [r4, #0]
    2b1e:	2500      	movs	r5, #0
    2b20:	079b      	lsls	r3, r3, #30
    2b22:	d40f      	bmi.n	2b44 <_printf_i+0x1c4>
    2b24:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2b26:	68e0      	ldr	r0, [r4, #12]
    2b28:	4298      	cmp	r0, r3
    2b2a:	da3d      	bge.n	2ba8 <_printf_i+0x228>
    2b2c:	0018      	movs	r0, r3
    2b2e:	e03b      	b.n	2ba8 <_printf_i+0x228>
    2b30:	0022      	movs	r2, r4
    2b32:	2301      	movs	r3, #1
    2b34:	3219      	adds	r2, #25
    2b36:	9906      	ldr	r1, [sp, #24]
    2b38:	9805      	ldr	r0, [sp, #20]
    2b3a:	9e07      	ldr	r6, [sp, #28]
    2b3c:	47b0      	blx	r6
    2b3e:	1c43      	adds	r3, r0, #1
    2b40:	d030      	beq.n	2ba4 <_printf_i+0x224>
    2b42:	3501      	adds	r5, #1
    2b44:	68e3      	ldr	r3, [r4, #12]
    2b46:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2b48:	1a9b      	subs	r3, r3, r2
    2b4a:	429d      	cmp	r5, r3
    2b4c:	dbf0      	blt.n	2b30 <_printf_i+0x1b0>
    2b4e:	e7e9      	b.n	2b24 <_printf_i+0x1a4>
    2b50:	2d00      	cmp	r5, #0
    2b52:	d0a9      	beq.n	2aa8 <_printf_i+0x128>
    2b54:	9e04      	ldr	r6, [sp, #16]
    2b56:	0028      	movs	r0, r5
    2b58:	0039      	movs	r1, r7
    2b5a:	f7ff f97d 	bl	1e58 <__aeabi_uidivmod>
    2b5e:	9b03      	ldr	r3, [sp, #12]
    2b60:	3e01      	subs	r6, #1
    2b62:	5c5b      	ldrb	r3, [r3, r1]
    2b64:	0028      	movs	r0, r5
    2b66:	7033      	strb	r3, [r6, #0]
    2b68:	0039      	movs	r1, r7
    2b6a:	f7ff f8ef 	bl	1d4c <__udivsi3>
    2b6e:	1e05      	subs	r5, r0, #0
    2b70:	d1f1      	bne.n	2b56 <_printf_i+0x1d6>
    2b72:	2f08      	cmp	r7, #8
    2b74:	d109      	bne.n	2b8a <_printf_i+0x20a>
    2b76:	6823      	ldr	r3, [r4, #0]
    2b78:	07db      	lsls	r3, r3, #31
    2b7a:	d506      	bpl.n	2b8a <_printf_i+0x20a>
    2b7c:	6863      	ldr	r3, [r4, #4]
    2b7e:	6922      	ldr	r2, [r4, #16]
    2b80:	4293      	cmp	r3, r2
    2b82:	dc02      	bgt.n	2b8a <_printf_i+0x20a>
    2b84:	2330      	movs	r3, #48	; 0x30
    2b86:	3e01      	subs	r6, #1
    2b88:	7033      	strb	r3, [r6, #0]
    2b8a:	9b04      	ldr	r3, [sp, #16]
    2b8c:	1b9b      	subs	r3, r3, r6
    2b8e:	6123      	str	r3, [r4, #16]
    2b90:	9b07      	ldr	r3, [sp, #28]
    2b92:	aa09      	add	r2, sp, #36	; 0x24
    2b94:	9300      	str	r3, [sp, #0]
    2b96:	0021      	movs	r1, r4
    2b98:	9b06      	ldr	r3, [sp, #24]
    2b9a:	9805      	ldr	r0, [sp, #20]
    2b9c:	f7ff fe82 	bl	28a4 <_printf_common>
    2ba0:	1c43      	adds	r3, r0, #1
    2ba2:	d1b3      	bne.n	2b0c <_printf_i+0x18c>
    2ba4:	2001      	movs	r0, #1
    2ba6:	4240      	negs	r0, r0
    2ba8:	b00b      	add	sp, #44	; 0x2c
    2baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2bac:	0000321a 	.word	0x0000321a
    2bb0:	00003209 	.word	0x00003209

00002bb4 <_sbrk_r>:
    2bb4:	2300      	movs	r3, #0
    2bb6:	b570      	push	{r4, r5, r6, lr}
    2bb8:	4c06      	ldr	r4, [pc, #24]	; (2bd4 <_sbrk_r+0x20>)
    2bba:	0005      	movs	r5, r0
    2bbc:	0008      	movs	r0, r1
    2bbe:	6023      	str	r3, [r4, #0]
    2bc0:	f7fe fd00 	bl	15c4 <_sbrk>
    2bc4:	1c43      	adds	r3, r0, #1
    2bc6:	d103      	bne.n	2bd0 <_sbrk_r+0x1c>
    2bc8:	6823      	ldr	r3, [r4, #0]
    2bca:	2b00      	cmp	r3, #0
    2bcc:	d000      	beq.n	2bd0 <_sbrk_r+0x1c>
    2bce:	602b      	str	r3, [r5, #0]
    2bd0:	bd70      	pop	{r4, r5, r6, pc}
    2bd2:	46c0      	nop			; (mov r8, r8)
    2bd4:	20000170 	.word	0x20000170

00002bd8 <__sread>:
    2bd8:	b570      	push	{r4, r5, r6, lr}
    2bda:	000c      	movs	r4, r1
    2bdc:	250e      	movs	r5, #14
    2bde:	5f49      	ldrsh	r1, [r1, r5]
    2be0:	f000 f97e 	bl	2ee0 <_read_r>
    2be4:	2800      	cmp	r0, #0
    2be6:	db03      	blt.n	2bf0 <__sread+0x18>
    2be8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    2bea:	181b      	adds	r3, r3, r0
    2bec:	6563      	str	r3, [r4, #84]	; 0x54
    2bee:	bd70      	pop	{r4, r5, r6, pc}
    2bf0:	89a3      	ldrh	r3, [r4, #12]
    2bf2:	4a02      	ldr	r2, [pc, #8]	; (2bfc <__sread+0x24>)
    2bf4:	4013      	ands	r3, r2
    2bf6:	81a3      	strh	r3, [r4, #12]
    2bf8:	e7f9      	b.n	2bee <__sread+0x16>
    2bfa:	46c0      	nop			; (mov r8, r8)
    2bfc:	ffffefff 	.word	0xffffefff

00002c00 <__swrite>:
    2c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c02:	001f      	movs	r7, r3
    2c04:	898b      	ldrh	r3, [r1, #12]
    2c06:	0005      	movs	r5, r0
    2c08:	000c      	movs	r4, r1
    2c0a:	0016      	movs	r6, r2
    2c0c:	05db      	lsls	r3, r3, #23
    2c0e:	d505      	bpl.n	2c1c <__swrite+0x1c>
    2c10:	230e      	movs	r3, #14
    2c12:	5ec9      	ldrsh	r1, [r1, r3]
    2c14:	2200      	movs	r2, #0
    2c16:	2302      	movs	r3, #2
    2c18:	f000 f940 	bl	2e9c <_lseek_r>
    2c1c:	89a3      	ldrh	r3, [r4, #12]
    2c1e:	4a05      	ldr	r2, [pc, #20]	; (2c34 <__swrite+0x34>)
    2c20:	0028      	movs	r0, r5
    2c22:	4013      	ands	r3, r2
    2c24:	81a3      	strh	r3, [r4, #12]
    2c26:	0032      	movs	r2, r6
    2c28:	230e      	movs	r3, #14
    2c2a:	5ee1      	ldrsh	r1, [r4, r3]
    2c2c:	003b      	movs	r3, r7
    2c2e:	f000 f875 	bl	2d1c <_write_r>
    2c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2c34:	ffffefff 	.word	0xffffefff

00002c38 <__sseek>:
    2c38:	b570      	push	{r4, r5, r6, lr}
    2c3a:	000c      	movs	r4, r1
    2c3c:	250e      	movs	r5, #14
    2c3e:	5f49      	ldrsh	r1, [r1, r5]
    2c40:	f000 f92c 	bl	2e9c <_lseek_r>
    2c44:	89a3      	ldrh	r3, [r4, #12]
    2c46:	1c42      	adds	r2, r0, #1
    2c48:	d103      	bne.n	2c52 <__sseek+0x1a>
    2c4a:	4a05      	ldr	r2, [pc, #20]	; (2c60 <__sseek+0x28>)
    2c4c:	4013      	ands	r3, r2
    2c4e:	81a3      	strh	r3, [r4, #12]
    2c50:	bd70      	pop	{r4, r5, r6, pc}
    2c52:	2280      	movs	r2, #128	; 0x80
    2c54:	0152      	lsls	r2, r2, #5
    2c56:	4313      	orrs	r3, r2
    2c58:	81a3      	strh	r3, [r4, #12]
    2c5a:	6560      	str	r0, [r4, #84]	; 0x54
    2c5c:	e7f8      	b.n	2c50 <__sseek+0x18>
    2c5e:	46c0      	nop			; (mov r8, r8)
    2c60:	ffffefff 	.word	0xffffefff

00002c64 <__sclose>:
    2c64:	b510      	push	{r4, lr}
    2c66:	230e      	movs	r3, #14
    2c68:	5ec9      	ldrsh	r1, [r1, r3]
    2c6a:	f000 f8e1 	bl	2e30 <_close_r>
    2c6e:	bd10      	pop	{r4, pc}

00002c70 <__swbuf_r>:
    2c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2c72:	0005      	movs	r5, r0
    2c74:	000e      	movs	r6, r1
    2c76:	0014      	movs	r4, r2
    2c78:	2800      	cmp	r0, #0
    2c7a:	d004      	beq.n	2c86 <__swbuf_r+0x16>
    2c7c:	6983      	ldr	r3, [r0, #24]
    2c7e:	2b00      	cmp	r3, #0
    2c80:	d101      	bne.n	2c86 <__swbuf_r+0x16>
    2c82:	f7ff fb17 	bl	22b4 <__sinit>
    2c86:	4b22      	ldr	r3, [pc, #136]	; (2d10 <__swbuf_r+0xa0>)
    2c88:	429c      	cmp	r4, r3
    2c8a:	d12d      	bne.n	2ce8 <__swbuf_r+0x78>
    2c8c:	686c      	ldr	r4, [r5, #4]
    2c8e:	69a3      	ldr	r3, [r4, #24]
    2c90:	60a3      	str	r3, [r4, #8]
    2c92:	89a3      	ldrh	r3, [r4, #12]
    2c94:	071b      	lsls	r3, r3, #28
    2c96:	d531      	bpl.n	2cfc <__swbuf_r+0x8c>
    2c98:	6923      	ldr	r3, [r4, #16]
    2c9a:	2b00      	cmp	r3, #0
    2c9c:	d02e      	beq.n	2cfc <__swbuf_r+0x8c>
    2c9e:	6823      	ldr	r3, [r4, #0]
    2ca0:	6922      	ldr	r2, [r4, #16]
    2ca2:	b2f7      	uxtb	r7, r6
    2ca4:	1a98      	subs	r0, r3, r2
    2ca6:	6963      	ldr	r3, [r4, #20]
    2ca8:	b2f6      	uxtb	r6, r6
    2caa:	4298      	cmp	r0, r3
    2cac:	db05      	blt.n	2cba <__swbuf_r+0x4a>
    2cae:	0021      	movs	r1, r4
    2cb0:	0028      	movs	r0, r5
    2cb2:	f7ff fa91 	bl	21d8 <_fflush_r>
    2cb6:	2800      	cmp	r0, #0
    2cb8:	d126      	bne.n	2d08 <__swbuf_r+0x98>
    2cba:	68a3      	ldr	r3, [r4, #8]
    2cbc:	3001      	adds	r0, #1
    2cbe:	3b01      	subs	r3, #1
    2cc0:	60a3      	str	r3, [r4, #8]
    2cc2:	6823      	ldr	r3, [r4, #0]
    2cc4:	1c5a      	adds	r2, r3, #1
    2cc6:	6022      	str	r2, [r4, #0]
    2cc8:	701f      	strb	r7, [r3, #0]
    2cca:	6963      	ldr	r3, [r4, #20]
    2ccc:	4298      	cmp	r0, r3
    2cce:	d004      	beq.n	2cda <__swbuf_r+0x6a>
    2cd0:	89a3      	ldrh	r3, [r4, #12]
    2cd2:	07db      	lsls	r3, r3, #31
    2cd4:	d51a      	bpl.n	2d0c <__swbuf_r+0x9c>
    2cd6:	2e0a      	cmp	r6, #10
    2cd8:	d118      	bne.n	2d0c <__swbuf_r+0x9c>
    2cda:	0021      	movs	r1, r4
    2cdc:	0028      	movs	r0, r5
    2cde:	f7ff fa7b 	bl	21d8 <_fflush_r>
    2ce2:	2800      	cmp	r0, #0
    2ce4:	d012      	beq.n	2d0c <__swbuf_r+0x9c>
    2ce6:	e00f      	b.n	2d08 <__swbuf_r+0x98>
    2ce8:	4b0a      	ldr	r3, [pc, #40]	; (2d14 <__swbuf_r+0xa4>)
    2cea:	429c      	cmp	r4, r3
    2cec:	d101      	bne.n	2cf2 <__swbuf_r+0x82>
    2cee:	68ac      	ldr	r4, [r5, #8]
    2cf0:	e7cd      	b.n	2c8e <__swbuf_r+0x1e>
    2cf2:	4b09      	ldr	r3, [pc, #36]	; (2d18 <__swbuf_r+0xa8>)
    2cf4:	429c      	cmp	r4, r3
    2cf6:	d1ca      	bne.n	2c8e <__swbuf_r+0x1e>
    2cf8:	68ec      	ldr	r4, [r5, #12]
    2cfa:	e7c8      	b.n	2c8e <__swbuf_r+0x1e>
    2cfc:	0021      	movs	r1, r4
    2cfe:	0028      	movs	r0, r5
    2d00:	f000 f820 	bl	2d44 <__swsetup_r>
    2d04:	2800      	cmp	r0, #0
    2d06:	d0ca      	beq.n	2c9e <__swbuf_r+0x2e>
    2d08:	2601      	movs	r6, #1
    2d0a:	4276      	negs	r6, r6
    2d0c:	0030      	movs	r0, r6
    2d0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2d10:	000031b8 	.word	0x000031b8
    2d14:	000031d8 	.word	0x000031d8
    2d18:	00003198 	.word	0x00003198

00002d1c <_write_r>:
    2d1c:	b570      	push	{r4, r5, r6, lr}
    2d1e:	0005      	movs	r5, r0
    2d20:	0008      	movs	r0, r1
    2d22:	0011      	movs	r1, r2
    2d24:	2200      	movs	r2, #0
    2d26:	4c06      	ldr	r4, [pc, #24]	; (2d40 <_write_r+0x24>)
    2d28:	6022      	str	r2, [r4, #0]
    2d2a:	001a      	movs	r2, r3
    2d2c:	f7fe fc22 	bl	1574 <_write>
    2d30:	1c43      	adds	r3, r0, #1
    2d32:	d103      	bne.n	2d3c <_write_r+0x20>
    2d34:	6823      	ldr	r3, [r4, #0]
    2d36:	2b00      	cmp	r3, #0
    2d38:	d000      	beq.n	2d3c <_write_r+0x20>
    2d3a:	602b      	str	r3, [r5, #0]
    2d3c:	bd70      	pop	{r4, r5, r6, pc}
    2d3e:	46c0      	nop			; (mov r8, r8)
    2d40:	20000170 	.word	0x20000170

00002d44 <__swsetup_r>:
    2d44:	4b36      	ldr	r3, [pc, #216]	; (2e20 <__swsetup_r+0xdc>)
    2d46:	b570      	push	{r4, r5, r6, lr}
    2d48:	681d      	ldr	r5, [r3, #0]
    2d4a:	0006      	movs	r6, r0
    2d4c:	000c      	movs	r4, r1
    2d4e:	2d00      	cmp	r5, #0
    2d50:	d005      	beq.n	2d5e <__swsetup_r+0x1a>
    2d52:	69ab      	ldr	r3, [r5, #24]
    2d54:	2b00      	cmp	r3, #0
    2d56:	d102      	bne.n	2d5e <__swsetup_r+0x1a>
    2d58:	0028      	movs	r0, r5
    2d5a:	f7ff faab 	bl	22b4 <__sinit>
    2d5e:	4b31      	ldr	r3, [pc, #196]	; (2e24 <__swsetup_r+0xe0>)
    2d60:	429c      	cmp	r4, r3
    2d62:	d10f      	bne.n	2d84 <__swsetup_r+0x40>
    2d64:	686c      	ldr	r4, [r5, #4]
    2d66:	230c      	movs	r3, #12
    2d68:	5ee2      	ldrsh	r2, [r4, r3]
    2d6a:	b293      	uxth	r3, r2
    2d6c:	0719      	lsls	r1, r3, #28
    2d6e:	d42d      	bmi.n	2dcc <__swsetup_r+0x88>
    2d70:	06d9      	lsls	r1, r3, #27
    2d72:	d411      	bmi.n	2d98 <__swsetup_r+0x54>
    2d74:	2309      	movs	r3, #9
    2d76:	2001      	movs	r0, #1
    2d78:	6033      	str	r3, [r6, #0]
    2d7a:	3337      	adds	r3, #55	; 0x37
    2d7c:	4313      	orrs	r3, r2
    2d7e:	81a3      	strh	r3, [r4, #12]
    2d80:	4240      	negs	r0, r0
    2d82:	bd70      	pop	{r4, r5, r6, pc}
    2d84:	4b28      	ldr	r3, [pc, #160]	; (2e28 <__swsetup_r+0xe4>)
    2d86:	429c      	cmp	r4, r3
    2d88:	d101      	bne.n	2d8e <__swsetup_r+0x4a>
    2d8a:	68ac      	ldr	r4, [r5, #8]
    2d8c:	e7eb      	b.n	2d66 <__swsetup_r+0x22>
    2d8e:	4b27      	ldr	r3, [pc, #156]	; (2e2c <__swsetup_r+0xe8>)
    2d90:	429c      	cmp	r4, r3
    2d92:	d1e8      	bne.n	2d66 <__swsetup_r+0x22>
    2d94:	68ec      	ldr	r4, [r5, #12]
    2d96:	e7e6      	b.n	2d66 <__swsetup_r+0x22>
    2d98:	075b      	lsls	r3, r3, #29
    2d9a:	d513      	bpl.n	2dc4 <__swsetup_r+0x80>
    2d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    2d9e:	2900      	cmp	r1, #0
    2da0:	d008      	beq.n	2db4 <__swsetup_r+0x70>
    2da2:	0023      	movs	r3, r4
    2da4:	3344      	adds	r3, #68	; 0x44
    2da6:	4299      	cmp	r1, r3
    2da8:	d002      	beq.n	2db0 <__swsetup_r+0x6c>
    2daa:	0030      	movs	r0, r6
    2dac:	f7ff fb8e 	bl	24cc <_free_r>
    2db0:	2300      	movs	r3, #0
    2db2:	6363      	str	r3, [r4, #52]	; 0x34
    2db4:	2224      	movs	r2, #36	; 0x24
    2db6:	89a3      	ldrh	r3, [r4, #12]
    2db8:	4393      	bics	r3, r2
    2dba:	81a3      	strh	r3, [r4, #12]
    2dbc:	2300      	movs	r3, #0
    2dbe:	6063      	str	r3, [r4, #4]
    2dc0:	6923      	ldr	r3, [r4, #16]
    2dc2:	6023      	str	r3, [r4, #0]
    2dc4:	2308      	movs	r3, #8
    2dc6:	89a2      	ldrh	r2, [r4, #12]
    2dc8:	4313      	orrs	r3, r2
    2dca:	81a3      	strh	r3, [r4, #12]
    2dcc:	6923      	ldr	r3, [r4, #16]
    2dce:	2b00      	cmp	r3, #0
    2dd0:	d10b      	bne.n	2dea <__swsetup_r+0xa6>
    2dd2:	21a0      	movs	r1, #160	; 0xa0
    2dd4:	2280      	movs	r2, #128	; 0x80
    2dd6:	89a3      	ldrh	r3, [r4, #12]
    2dd8:	0089      	lsls	r1, r1, #2
    2dda:	0092      	lsls	r2, r2, #2
    2ddc:	400b      	ands	r3, r1
    2dde:	4293      	cmp	r3, r2
    2de0:	d003      	beq.n	2dea <__swsetup_r+0xa6>
    2de2:	0021      	movs	r1, r4
    2de4:	0030      	movs	r0, r6
    2de6:	f7ff fb23 	bl	2430 <__smakebuf_r>
    2dea:	2301      	movs	r3, #1
    2dec:	89a2      	ldrh	r2, [r4, #12]
    2dee:	4013      	ands	r3, r2
    2df0:	d011      	beq.n	2e16 <__swsetup_r+0xd2>
    2df2:	2300      	movs	r3, #0
    2df4:	60a3      	str	r3, [r4, #8]
    2df6:	6963      	ldr	r3, [r4, #20]
    2df8:	425b      	negs	r3, r3
    2dfa:	61a3      	str	r3, [r4, #24]
    2dfc:	2000      	movs	r0, #0
    2dfe:	6923      	ldr	r3, [r4, #16]
    2e00:	4283      	cmp	r3, r0
    2e02:	d1be      	bne.n	2d82 <__swsetup_r+0x3e>
    2e04:	230c      	movs	r3, #12
    2e06:	5ee2      	ldrsh	r2, [r4, r3]
    2e08:	0613      	lsls	r3, r2, #24
    2e0a:	d5ba      	bpl.n	2d82 <__swsetup_r+0x3e>
    2e0c:	2340      	movs	r3, #64	; 0x40
    2e0e:	4313      	orrs	r3, r2
    2e10:	81a3      	strh	r3, [r4, #12]
    2e12:	3801      	subs	r0, #1
    2e14:	e7b5      	b.n	2d82 <__swsetup_r+0x3e>
    2e16:	0792      	lsls	r2, r2, #30
    2e18:	d400      	bmi.n	2e1c <__swsetup_r+0xd8>
    2e1a:	6963      	ldr	r3, [r4, #20]
    2e1c:	60a3      	str	r3, [r4, #8]
    2e1e:	e7ed      	b.n	2dfc <__swsetup_r+0xb8>
    2e20:	20000010 	.word	0x20000010
    2e24:	000031b8 	.word	0x000031b8
    2e28:	000031d8 	.word	0x000031d8
    2e2c:	00003198 	.word	0x00003198

00002e30 <_close_r>:
    2e30:	2300      	movs	r3, #0
    2e32:	b570      	push	{r4, r5, r6, lr}
    2e34:	4c06      	ldr	r4, [pc, #24]	; (2e50 <_close_r+0x20>)
    2e36:	0005      	movs	r5, r0
    2e38:	0008      	movs	r0, r1
    2e3a:	6023      	str	r3, [r4, #0]
    2e3c:	f7fe fbd4 	bl	15e8 <_close>
    2e40:	1c43      	adds	r3, r0, #1
    2e42:	d103      	bne.n	2e4c <_close_r+0x1c>
    2e44:	6823      	ldr	r3, [r4, #0]
    2e46:	2b00      	cmp	r3, #0
    2e48:	d000      	beq.n	2e4c <_close_r+0x1c>
    2e4a:	602b      	str	r3, [r5, #0]
    2e4c:	bd70      	pop	{r4, r5, r6, pc}
    2e4e:	46c0      	nop			; (mov r8, r8)
    2e50:	20000170 	.word	0x20000170

00002e54 <_fstat_r>:
    2e54:	2300      	movs	r3, #0
    2e56:	b570      	push	{r4, r5, r6, lr}
    2e58:	4c06      	ldr	r4, [pc, #24]	; (2e74 <_fstat_r+0x20>)
    2e5a:	0005      	movs	r5, r0
    2e5c:	0008      	movs	r0, r1
    2e5e:	0011      	movs	r1, r2
    2e60:	6023      	str	r3, [r4, #0]
    2e62:	f7fe fbc4 	bl	15ee <_fstat>
    2e66:	1c43      	adds	r3, r0, #1
    2e68:	d103      	bne.n	2e72 <_fstat_r+0x1e>
    2e6a:	6823      	ldr	r3, [r4, #0]
    2e6c:	2b00      	cmp	r3, #0
    2e6e:	d000      	beq.n	2e72 <_fstat_r+0x1e>
    2e70:	602b      	str	r3, [r5, #0]
    2e72:	bd70      	pop	{r4, r5, r6, pc}
    2e74:	20000170 	.word	0x20000170

00002e78 <_isatty_r>:
    2e78:	2300      	movs	r3, #0
    2e7a:	b570      	push	{r4, r5, r6, lr}
    2e7c:	4c06      	ldr	r4, [pc, #24]	; (2e98 <_isatty_r+0x20>)
    2e7e:	0005      	movs	r5, r0
    2e80:	0008      	movs	r0, r1
    2e82:	6023      	str	r3, [r4, #0]
    2e84:	f7fe fbb8 	bl	15f8 <_isatty>
    2e88:	1c43      	adds	r3, r0, #1
    2e8a:	d103      	bne.n	2e94 <_isatty_r+0x1c>
    2e8c:	6823      	ldr	r3, [r4, #0]
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d000      	beq.n	2e94 <_isatty_r+0x1c>
    2e92:	602b      	str	r3, [r5, #0]
    2e94:	bd70      	pop	{r4, r5, r6, pc}
    2e96:	46c0      	nop			; (mov r8, r8)
    2e98:	20000170 	.word	0x20000170

00002e9c <_lseek_r>:
    2e9c:	b570      	push	{r4, r5, r6, lr}
    2e9e:	0005      	movs	r5, r0
    2ea0:	0008      	movs	r0, r1
    2ea2:	0011      	movs	r1, r2
    2ea4:	2200      	movs	r2, #0
    2ea6:	4c06      	ldr	r4, [pc, #24]	; (2ec0 <_lseek_r+0x24>)
    2ea8:	6022      	str	r2, [r4, #0]
    2eaa:	001a      	movs	r2, r3
    2eac:	f7fe fba6 	bl	15fc <_lseek>
    2eb0:	1c43      	adds	r3, r0, #1
    2eb2:	d103      	bne.n	2ebc <_lseek_r+0x20>
    2eb4:	6823      	ldr	r3, [r4, #0]
    2eb6:	2b00      	cmp	r3, #0
    2eb8:	d000      	beq.n	2ebc <_lseek_r+0x20>
    2eba:	602b      	str	r3, [r5, #0]
    2ebc:	bd70      	pop	{r4, r5, r6, pc}
    2ebe:	46c0      	nop			; (mov r8, r8)
    2ec0:	20000170 	.word	0x20000170

00002ec4 <memchr>:
    2ec4:	b2c9      	uxtb	r1, r1
    2ec6:	1882      	adds	r2, r0, r2
    2ec8:	4290      	cmp	r0, r2
    2eca:	d101      	bne.n	2ed0 <memchr+0xc>
    2ecc:	2000      	movs	r0, #0
    2ece:	4770      	bx	lr
    2ed0:	7803      	ldrb	r3, [r0, #0]
    2ed2:	428b      	cmp	r3, r1
    2ed4:	d0fb      	beq.n	2ece <memchr+0xa>
    2ed6:	3001      	adds	r0, #1
    2ed8:	e7f6      	b.n	2ec8 <memchr+0x4>

00002eda <__malloc_lock>:
    2eda:	4770      	bx	lr

00002edc <__malloc_unlock>:
    2edc:	4770      	bx	lr
	...

00002ee0 <_read_r>:
    2ee0:	b570      	push	{r4, r5, r6, lr}
    2ee2:	0005      	movs	r5, r0
    2ee4:	0008      	movs	r0, r1
    2ee6:	0011      	movs	r1, r2
    2ee8:	2200      	movs	r2, #0
    2eea:	4c06      	ldr	r4, [pc, #24]	; (2f04 <_read_r+0x24>)
    2eec:	6022      	str	r2, [r4, #0]
    2eee:	001a      	movs	r2, r3
    2ef0:	f7fe fb1e 	bl	1530 <_read>
    2ef4:	1c43      	adds	r3, r0, #1
    2ef6:	d103      	bne.n	2f00 <_read_r+0x20>
    2ef8:	6823      	ldr	r3, [r4, #0]
    2efa:	2b00      	cmp	r3, #0
    2efc:	d000      	beq.n	2f00 <_read_r+0x20>
    2efe:	602b      	str	r3, [r5, #0]
    2f00:	bd70      	pop	{r4, r5, r6, pc}
    2f02:	46c0      	nop			; (mov r8, r8)
    2f04:	20000170 	.word	0x20000170
    2f08:	42000800 	.word	0x42000800
    2f0c:	42000c00 	.word	0x42000c00
    2f10:	42001000 	.word	0x42001000
    2f14:	42001400 	.word	0x42001400
    2f18:	42001800 	.word	0x42001800
    2f1c:	42001c00 	.word	0x42001c00
    2f20:	00000cbe 	.word	0x00000cbe
    2f24:	00000cba 	.word	0x00000cba
    2f28:	00000cba 	.word	0x00000cba
    2f2c:	00000d20 	.word	0x00000d20
    2f30:	00000d20 	.word	0x00000d20
    2f34:	00000cd2 	.word	0x00000cd2
    2f38:	00000cc4 	.word	0x00000cc4
    2f3c:	00000cd8 	.word	0x00000cd8
    2f40:	00000d0e 	.word	0x00000d0e
    2f44:	00000ee0 	.word	0x00000ee0
    2f48:	00000ec0 	.word	0x00000ec0
    2f4c:	00000ec0 	.word	0x00000ec0
    2f50:	00000f4c 	.word	0x00000f4c
    2f54:	00000ed2 	.word	0x00000ed2
    2f58:	00000eee 	.word	0x00000eee
    2f5c:	00000ec4 	.word	0x00000ec4
    2f60:	00000efc 	.word	0x00000efc
    2f64:	00000f3c 	.word	0x00000f3c
    2f68:	000a000a 	.word	0x000a000a
    2f6c:	00140014 	.word	0x00140014
    2f70:	00000014 	.word	0x00000014
    2f74:	000a017c 	.word	0x000a017c
    2f78:	000a017c 	.word	0x000a017c
    2f7c:	00140186 	.word	0x00140186
    2f80:	00140000 	.word	0x00140000
    2f84:	0122000a 	.word	0x0122000a
    2f88:	00140186 	.word	0x00140186
    2f8c:	01220190 	.word	0x01220190
    2f90:	0122000a 	.word	0x0122000a
    2f94:	012c0014 	.word	0x012c0014
    2f98:	0122017c 	.word	0x0122017c
    2f9c:	012c0186 	.word	0x012c0186
    2fa0:	012c0014 	.word	0x012c0014
    2fa4:	0136017c 	.word	0x0136017c
    2fa8:	001e0000 	.word	0x001e0000
    2fac:	00280032 	.word	0x00280032
    2fb0:	00320000 	.word	0x00320000
    2fb4:	003c0032 	.word	0x003c0032
    2fb8:	001e0050 	.word	0x001e0050
    2fbc:	00280118 	.word	0x00280118
    2fc0:	00280046 	.word	0x00280046
    2fc4:	00be0050 	.word	0x00be0050
    2fc8:	00be0050 	.word	0x00be0050
    2fcc:	00c80118 	.word	0x00c80118
    2fd0:	00280118 	.word	0x00280118
    2fd4:	00be0122 	.word	0x00be0122
    2fd8:	00460000 	.word	0x00460000
    2fdc:	00500032 	.word	0x00500032
    2fe0:	005a0000 	.word	0x005a0000
    2fe4:	00640032 	.word	0x00640032
    2fe8:	006e0000 	.word	0x006e0000
    2fec:	00780032 	.word	0x00780032
    2ff0:	00820000 	.word	0x00820000
    2ff4:	008c0032 	.word	0x008c0032
    2ff8:	00960000 	.word	0x00960000
    2ffc:	00a00032 	.word	0x00a00032
    3000:	00aa0000 	.word	0x00aa0000
    3004:	00b40032 	.word	0x00b40032
    3008:	00be0000 	.word	0x00be0000
    300c:	00c80032 	.word	0x00c80032
    3010:	00c8012c 	.word	0x00c8012c
    3014:	00d20172 	.word	0x00d20172
    3018:	00dc001e 	.word	0x00dc001e
    301c:	00e60172 	.word	0x00e60172
    3020:	00f0001e 	.word	0x00f0001e
    3024:	00fa0172 	.word	0x00fa0172
    3028:	0104001e 	.word	0x0104001e
    302c:	010e0172 	.word	0x010e0172
    3030:	0118005a 	.word	0x0118005a
    3034:	0122012c 	.word	0x0122012c
    3038:	82be50b4 	.word	0x82be50b4
    303c:	8cbe82aa 	.word	0x8cbe82aa
    3040:	64963c8c 	.word	0x64963c8c
    3044:	64dc3cd2 	.word	0x64dc3cd2
    3048:	a08c9682 	.word	0xa08c9682
    304c:	aadca08c 	.word	0xaadca08c
    3050:	a0e696dc 	.word	0xa0e696dc
    3054:	50f03c78 	.word	0x50f03c78
    3058:	5a78466e 	.word	0x5a78466e
    305c:	aaaa3c96 	.word	0xaaaa3c96
    3060:	a0dc3cc8 	.word	0xa0dc3cc8
    3064:	aae6a0d2 	.word	0xaae6a0d2

00003068 <beelzebub.12731>:
    3068:	2e002d00 44003200 88005300 f300b600     .-...2.D.S......
    3078:	64012201 d4019201 08020702 5f023402     .".d.........4._
    3088:	94027802 bb02a602 f902db02 7f031f03     .x..............

00003098 <belial.12728>:
    3098:	f0f0f0f0 b0b0b0f0 b1b6b6b6 b7b7b1b1     ................
    30a8:	b2b2b2b7 bfb8b8b8 b9b3b3b3 b5b5b9b9     ................
    30b8:	babac2b5 bcbcbcba bebdbdbd f0f0f0be     ................
    30c8:	b1b1f0f0 b8b7b7b6 bcb8b8b8 c9c9bcbc     ................
    30d8:	35c9c9c9 0000363a                       ...5:6..

000030e0 <lucifer.12730>:
    30e0:	0852aa55 0d0d0d01 0d343434 34340d0d     U.R.....444...44
    30f0:	00000034 01242424 340f0f0f 08083434     4...$$$....444..
    3100:	24240308 00780024 00007800 52aa5589     ..$$$.x..x...U.R
    3110:	00cc0008 01707005 02030303 02d00000     .....pp.........
    3120:	00505050 00000055 6c6c6548 6f57206f     PPP.U...Hello Wo
    3130:	0a646c72 0000000d 202c6925 69252020     rld.....%i,   %i
    3140:	2020202c 200a6925 0000000d              ,   %i. ....

0000314c <mulciber.12729>:
    314c:	03020100 02010004 00020100 01000201     ................
    315c:	02010002 00020100 01000201 01000002     ................
    316c:	02010000 00020100 01000201 03020100     ................
    317c:	00000004 01000100 01000302 02010002     ................
    318c:	00000403 00000000                       ........

00003194 <_global_impure_ptr>:
    3194:	20000014                                ... 

00003198 <__sf_fake_stderr>:
	...

000031b8 <__sf_fake_stdin>:
	...

000031d8 <__sf_fake_stdout>:
	...
    31f8:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    3208:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    3218:	31300046 35343332 39383736 64636261     F.0123456789abcd
    3228:	00006665                                ef..

0000322c <_init>:
    322c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    322e:	46c0      	nop			; (mov r8, r8)
    3230:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3232:	bc08      	pop	{r3}
    3234:	469e      	mov	lr, r3
    3236:	4770      	bx	lr

00003238 <__init_array_start>:
    3238:	000000dd 	.word	0x000000dd

0000323c <_fini>:
    323c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    323e:	46c0      	nop			; (mov r8, r8)
    3240:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3242:	bc08      	pop	{r3}
    3244:	469e      	mov	lr, r3
    3246:	4770      	bx	lr

00003248 <__fini_array_start>:
    3248:	000000b5 	.word	0x000000b5
