// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Fri May 26 17:08:40 2017
// Host        : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/COD/data+provider/data+provider.srcs/sources_1/bd/design_1/ip/design_1_data_provider_0_0/design_1_data_provider_0_0_sim_netlist.v
// Design      : design_1_data_provider_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_data_provider_0_0,data_provider_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "data_provider_v1_0,Vivado 2016.4" *) 
(* NotValidForBitStream *)
module design_1_data_provider_0_0
   (s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [5:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [5:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire s00_axi_aclk;
  wire [5:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [5:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_data_provider_0_0_data_provider_v1_0 inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[5:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[5:2]),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "data_provider_v1_0" *) 
module design_1_data_provider_0_0_data_provider_v1_0
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;

  design_1_data_provider_0_0_data_provider_v1_0_S00_AXI data_provider_v1_0_S00_AXI_inst
       (.S_AXI_ARREADY(S_AXI_ARREADY),
        .S_AXI_AWREADY(S_AXI_AWREADY),
        .S_AXI_WREADY(S_AXI_WREADY),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wstrb(s00_axi_wstrb),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "data_provider_v1_0_S00_AXI" *) 
module design_1_data_provider_0_0_data_provider_v1_0_S00_AXI
   (S_AXI_WREADY,
    S_AXI_AWREADY,
    S_AXI_ARREADY,
    s00_axi_rdata,
    s00_axi_rvalid,
    s00_axi_bvalid,
    s00_axi_awvalid,
    s00_axi_wvalid,
    s00_axi_wstrb,
    s00_axi_arvalid,
    s00_axi_aclk,
    s00_axi_awaddr,
    s00_axi_wdata,
    s00_axi_araddr,
    s00_axi_aresetn,
    s00_axi_bready,
    s00_axi_rready);
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output S_AXI_ARREADY;
  output [31:0]s00_axi_rdata;
  output s00_axi_rvalid;
  output s00_axi_bvalid;
  input s00_axi_awvalid;
  input s00_axi_wvalid;
  input [3:0]s00_axi_wstrb;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [3:0]s00_axi_awaddr;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_araddr;
  input s00_axi_aresetn;
  input s00_axi_bready;
  input s00_axi_rready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire axi_arready_i_1_n_0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_i_2_n_0;
  wire axi_bvalid_i_1_n_0;
  wire axi_bvalid_i_2_n_0;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_3_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_3_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_3_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_3_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_3_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_3_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_3_n_0 ;
  wire \axi_rdata_reg[16]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_3_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[17]_i_3_n_0 ;
  wire \axi_rdata_reg[18]_i_2_n_0 ;
  wire \axi_rdata_reg[18]_i_3_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_3_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_3_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[20]_i_3_n_0 ;
  wire \axi_rdata_reg[21]_i_2_n_0 ;
  wire \axi_rdata_reg[21]_i_3_n_0 ;
  wire \axi_rdata_reg[22]_i_2_n_0 ;
  wire \axi_rdata_reg[22]_i_3_n_0 ;
  wire \axi_rdata_reg[23]_i_2_n_0 ;
  wire \axi_rdata_reg[23]_i_3_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_3_n_0 ;
  wire \axi_rdata_reg[25]_i_2_n_0 ;
  wire \axi_rdata_reg[25]_i_3_n_0 ;
  wire \axi_rdata_reg[26]_i_2_n_0 ;
  wire \axi_rdata_reg[26]_i_3_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_3_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_3_n_0 ;
  wire \axi_rdata_reg[29]_i_2_n_0 ;
  wire \axi_rdata_reg[29]_i_3_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_3_n_0 ;
  wire \axi_rdata_reg[30]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_3_n_0 ;
  wire \axi_rdata_reg[31]_i_3_n_0 ;
  wire \axi_rdata_reg[31]_i_4_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_3_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_3_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_3_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_3_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_3_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_3_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready_i_1_n_0;
  wire mem_reg_i_17__0_n_2;
  wire mem_reg_i_17__0_n_3;
  wire mem_reg_i_19_n_0;
  wire mem_reg_i_19_n_1;
  wire mem_reg_i_19_n_2;
  wire mem_reg_i_19_n_3;
  wire mem_reg_i_20_n_0;
  wire mem_reg_i_21_n_0;
  wire mem_reg_i_22_n_0;
  wire mem_reg_i_23_n_0;
  wire mem_reg_i_24_n_0;
  wire mem_reg_i_25_n_0;
  wire mem_reg_i_26_n_0;
  wire mem_reg_i_27_n_0;
  wire mem_reg_i_28_n_0;
  wire mem_reg_i_40_n_2;
  wire mem_reg_i_40_n_3;
  wire mem_reg_i_53_n_0;
  wire mem_reg_i_53_n_1;
  wire mem_reg_i_53_n_2;
  wire mem_reg_i_53_n_3;
  wire mem_reg_i_54_n_0;
  wire mem_reg_i_55_n_0;
  wire mem_reg_i_60_n_0;
  wire mem_reg_i_61_n_0;
  wire mem_reg_i_62_n_0;
  wire mem_reg_i_63_n_0;
  wire mem_reg_i_64_n_0;
  wire mem_reg_i_65_n_0;
  wire mem_reg_i_66_n_0;
  wire [3:0]p_0_in;
  wire [31:7]p_1_in;
  wire [31:0]p_2_in;
  wire ram_n_0;
  wire ram_n_1;
  wire ram_n_10;
  wire ram_n_101;
  wire ram_n_102;
  wire ram_n_103;
  wire ram_n_104;
  wire ram_n_105;
  wire ram_n_106;
  wire ram_n_107;
  wire ram_n_108;
  wire ram_n_109;
  wire ram_n_11;
  wire ram_n_110;
  wire ram_n_111;
  wire ram_n_112;
  wire ram_n_113;
  wire ram_n_114;
  wire ram_n_115;
  wire ram_n_116;
  wire ram_n_117;
  wire ram_n_118;
  wire ram_n_119;
  wire ram_n_12;
  wire ram_n_120;
  wire ram_n_121;
  wire ram_n_122;
  wire ram_n_123;
  wire ram_n_124;
  wire ram_n_125;
  wire ram_n_126;
  wire ram_n_127;
  wire ram_n_128;
  wire ram_n_129;
  wire ram_n_13;
  wire ram_n_130;
  wire ram_n_131;
  wire ram_n_132;
  wire ram_n_133;
  wire ram_n_134;
  wire ram_n_135;
  wire ram_n_136;
  wire ram_n_137;
  wire ram_n_138;
  wire ram_n_139;
  wire ram_n_14;
  wire ram_n_140;
  wire ram_n_141;
  wire ram_n_142;
  wire ram_n_143;
  wire ram_n_144;
  wire ram_n_145;
  wire ram_n_146;
  wire ram_n_147;
  wire ram_n_148;
  wire ram_n_149;
  wire ram_n_15;
  wire ram_n_150;
  wire ram_n_151;
  wire ram_n_152;
  wire ram_n_153;
  wire ram_n_154;
  wire ram_n_155;
  wire ram_n_156;
  wire ram_n_157;
  wire ram_n_158;
  wire ram_n_159;
  wire ram_n_16;
  wire ram_n_160;
  wire ram_n_161;
  wire ram_n_162;
  wire ram_n_163;
  wire ram_n_164;
  wire ram_n_165;
  wire ram_n_166;
  wire ram_n_167;
  wire ram_n_168;
  wire ram_n_169;
  wire ram_n_17;
  wire ram_n_170;
  wire ram_n_171;
  wire ram_n_172;
  wire ram_n_173;
  wire ram_n_174;
  wire ram_n_175;
  wire ram_n_176;
  wire ram_n_177;
  wire ram_n_178;
  wire ram_n_179;
  wire ram_n_18;
  wire ram_n_180;
  wire ram_n_181;
  wire ram_n_182;
  wire ram_n_183;
  wire ram_n_184;
  wire ram_n_185;
  wire ram_n_186;
  wire ram_n_187;
  wire ram_n_188;
  wire ram_n_189;
  wire ram_n_19;
  wire ram_n_190;
  wire ram_n_191;
  wire ram_n_192;
  wire ram_n_193;
  wire ram_n_194;
  wire ram_n_195;
  wire ram_n_196;
  wire ram_n_197;
  wire ram_n_198;
  wire ram_n_199;
  wire ram_n_2;
  wire ram_n_20;
  wire ram_n_200;
  wire ram_n_201;
  wire ram_n_202;
  wire ram_n_203;
  wire ram_n_204;
  wire ram_n_205;
  wire ram_n_206;
  wire ram_n_207;
  wire ram_n_208;
  wire ram_n_209;
  wire ram_n_21;
  wire ram_n_210;
  wire ram_n_211;
  wire ram_n_212;
  wire ram_n_213;
  wire ram_n_214;
  wire ram_n_215;
  wire ram_n_216;
  wire ram_n_217;
  wire ram_n_218;
  wire ram_n_219;
  wire ram_n_22;
  wire ram_n_220;
  wire ram_n_221;
  wire ram_n_222;
  wire ram_n_223;
  wire ram_n_224;
  wire ram_n_225;
  wire ram_n_226;
  wire ram_n_227;
  wire ram_n_228;
  wire ram_n_229;
  wire ram_n_23;
  wire ram_n_230;
  wire ram_n_231;
  wire ram_n_232;
  wire ram_n_233;
  wire ram_n_234;
  wire ram_n_235;
  wire ram_n_236;
  wire ram_n_237;
  wire ram_n_238;
  wire ram_n_239;
  wire ram_n_24;
  wire ram_n_240;
  wire ram_n_241;
  wire ram_n_242;
  wire ram_n_243;
  wire ram_n_244;
  wire ram_n_245;
  wire ram_n_246;
  wire ram_n_247;
  wire ram_n_248;
  wire ram_n_249;
  wire ram_n_25;
  wire ram_n_250;
  wire ram_n_251;
  wire ram_n_252;
  wire ram_n_253;
  wire ram_n_254;
  wire ram_n_255;
  wire ram_n_256;
  wire ram_n_257;
  wire ram_n_258;
  wire ram_n_259;
  wire ram_n_26;
  wire ram_n_260;
  wire ram_n_27;
  wire ram_n_28;
  wire ram_n_29;
  wire ram_n_3;
  wire ram_n_30;
  wire ram_n_31;
  wire ram_n_32;
  wire ram_n_33;
  wire ram_n_34;
  wire ram_n_35;
  wire ram_n_36;
  wire ram_n_37;
  wire ram_n_38;
  wire ram_n_39;
  wire ram_n_4;
  wire ram_n_40;
  wire ram_n_41;
  wire ram_n_42;
  wire ram_n_43;
  wire ram_n_44;
  wire ram_n_45;
  wire ram_n_46;
  wire ram_n_47;
  wire ram_n_48;
  wire ram_n_49;
  wire ram_n_5;
  wire ram_n_50;
  wire ram_n_51;
  wire ram_n_52;
  wire ram_n_53;
  wire ram_n_54;
  wire ram_n_55;
  wire ram_n_56;
  wire ram_n_57;
  wire ram_n_58;
  wire ram_n_59;
  wire ram_n_6;
  wire ram_n_60;
  wire ram_n_61;
  wire ram_n_62;
  wire ram_n_63;
  wire ram_n_64;
  wire ram_n_65;
  wire ram_n_66;
  wire ram_n_67;
  wire ram_n_68;
  wire ram_n_7;
  wire ram_n_8;
  wire ram_n_9;
  wire [31:0]reg_data_out;
  wire s00_axi_aclk;
  wire [3:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [3:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire [3:0]s00_axi_wstrb;
  wire s00_axi_wvalid;
  wire [3:0]sel0;
  wire [11:0]slv_reg0;
  wire \slv_reg0[15]_i_2_n_0 ;
  wire \slv_reg0[23]_i_2_n_0 ;
  wire [31:12]slv_reg0__0;
  wire [31:0]slv_reg1;
  wire [31:0]slv_reg10;
  wire \slv_reg10[15]_i_1_n_0 ;
  wire \slv_reg10[23]_i_1_n_0 ;
  wire \slv_reg10[31]_i_1_n_0 ;
  wire \slv_reg10[7]_i_1_n_0 ;
  wire [31:0]slv_reg11;
  wire \slv_reg11[15]_i_1_n_0 ;
  wire \slv_reg11[23]_i_1_n_0 ;
  wire \slv_reg11[31]_i_1_n_0 ;
  wire \slv_reg11[7]_i_1_n_0 ;
  wire [31:0]slv_reg12;
  wire \slv_reg12[15]_i_1_n_0 ;
  wire \slv_reg12[23]_i_1_n_0 ;
  wire \slv_reg12[31]_i_1_n_0 ;
  wire \slv_reg12[7]_i_1_n_0 ;
  wire [31:0]slv_reg13;
  wire \slv_reg13[15]_i_1_n_0 ;
  wire \slv_reg13[23]_i_1_n_0 ;
  wire \slv_reg13[31]_i_1_n_0 ;
  wire \slv_reg13[7]_i_1_n_0 ;
  wire [31:0]slv_reg14;
  wire \slv_reg14[15]_i_1_n_0 ;
  wire \slv_reg14[23]_i_1_n_0 ;
  wire \slv_reg14[31]_i_1_n_0 ;
  wire \slv_reg14[7]_i_1_n_0 ;
  wire [31:0]slv_reg15;
  wire \slv_reg15[15]_i_1_n_0 ;
  wire \slv_reg15[23]_i_1_n_0 ;
  wire \slv_reg15[31]_i_1_n_0 ;
  wire \slv_reg15[7]_i_1_n_0 ;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [11:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:12]slv_reg2__0;
  wire [11:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:12]slv_reg3__0;
  wire [31:0]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [31:0]slv_reg5;
  wire \slv_reg5[15]_i_10_n_0 ;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[15]_i_4_n_0 ;
  wire \slv_reg5[15]_i_8_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[23]_i_4_n_0 ;
  wire \slv_reg5[31]_i_10_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[31]_i_4_n_0 ;
  wire \slv_reg5[31]_i_8_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[15]_i_4_n_0 ;
  wire \slv_reg6[15]_i_6_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[23]_i_4_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[31]_i_4_n_0 ;
  wire \slv_reg6[31]_i_6_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire \slv_reg6[7]_i_4_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[15]_i_4_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[23]_i_4_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[31]_i_4_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire [31:0]slv_reg8;
  wire \slv_reg8[15]_i_1_n_0 ;
  wire \slv_reg8[15]_i_4_n_0 ;
  wire \slv_reg8[23]_i_1_n_0 ;
  wire \slv_reg8[23]_i_4_n_0 ;
  wire \slv_reg8[31]_i_1_n_0 ;
  wire \slv_reg8[31]_i_4_n_0 ;
  wire \slv_reg8[7]_i_1_n_0 ;
  wire \slv_reg8[7]_i_4_n_0 ;
  wire [31:0]slv_reg9;
  wire \slv_reg9[15]_i_1_n_0 ;
  wire \slv_reg9[23]_i_1_n_0 ;
  wire \slv_reg9[31]_i_1_n_0 ;
  wire \slv_reg9[7]_i_1_n_0 ;
  wire slv_reg_rden;
  wire [3:2]NLW_mem_reg_i_17__0_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_i_17__0_O_UNCONNECTED;
  wire [3:0]NLW_mem_reg_i_19_O_UNCONNECTED;
  wire [3:2]NLW_mem_reg_i_40_CO_UNCONNECTED;
  wire [3:0]NLW_mem_reg_i_40_O_UNCONNECTED;
  wire [3:0]NLW_mem_reg_i_53_O_UNCONNECTED;

  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[0]),
        .Q(sel0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[1]),
        .Q(sel0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[2]),
        .Q(sel0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_arready_i_1_n_0),
        .D(s00_axi_araddr[3]),
        .Q(sel0[3]),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(s00_axi_awaddr[0]),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(s00_axi_awaddr[1]),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(s00_axi_awaddr[2]),
        .Q(p_0_in[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready_i_2_n_0),
        .D(s00_axi_awaddr[3]),
        .Q(p_0_in[3]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    axi_awready_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_AWREADY),
        .O(axi_awready_i_2_n_0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready_i_2_n_0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h35)) 
    axi_bvalid_i_1
       (.I0(axi_bvalid_i_2_n_0),
        .I1(s00_axi_bready),
        .I2(s00_axi_bvalid),
        .O(axi_bvalid_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    axi_bvalid_i_2
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .O(axi_bvalid_i_2_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_4 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(slv_reg0[0]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(slv_reg7[0]),
        .I1(slv_reg6[0]),
        .I2(sel0[1]),
        .I3(slv_reg5[0]),
        .I4(sel0[0]),
        .I5(slv_reg4[0]),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(slv_reg11[0]),
        .I1(slv_reg10[0]),
        .I2(sel0[1]),
        .I3(slv_reg9[0]),
        .I4(sel0[0]),
        .I5(slv_reg8[0]),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_7 
       (.I0(slv_reg15[0]),
        .I1(slv_reg14[0]),
        .I2(sel0[1]),
        .I3(slv_reg13[0]),
        .I4(sel0[0]),
        .I5(slv_reg12[0]),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_4 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(slv_reg0[10]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(slv_reg7[10]),
        .I1(slv_reg6[10]),
        .I2(sel0[1]),
        .I3(slv_reg5[10]),
        .I4(sel0[0]),
        .I5(slv_reg4[10]),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_6 
       (.I0(slv_reg11[10]),
        .I1(slv_reg10[10]),
        .I2(sel0[1]),
        .I3(slv_reg9[10]),
        .I4(sel0[0]),
        .I5(slv_reg8[10]),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_7 
       (.I0(slv_reg15[10]),
        .I1(slv_reg14[10]),
        .I2(sel0[1]),
        .I3(slv_reg13[10]),
        .I4(sel0[0]),
        .I5(slv_reg12[10]),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_4 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(slv_reg0[11]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_5 
       (.I0(slv_reg7[11]),
        .I1(slv_reg6[11]),
        .I2(sel0[1]),
        .I3(slv_reg5[11]),
        .I4(sel0[0]),
        .I5(slv_reg4[11]),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_6 
       (.I0(slv_reg11[11]),
        .I1(slv_reg10[11]),
        .I2(sel0[1]),
        .I3(slv_reg9[11]),
        .I4(sel0[0]),
        .I5(slv_reg8[11]),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_7 
       (.I0(slv_reg15[11]),
        .I1(slv_reg14[11]),
        .I2(sel0[1]),
        .I3(slv_reg13[11]),
        .I4(sel0[0]),
        .I5(slv_reg12[11]),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_4 
       (.I0(slv_reg3__0[12]),
        .I1(slv_reg2__0[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[12]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_5 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5[12]),
        .I4(sel0[0]),
        .I5(slv_reg4[12]),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_6 
       (.I0(slv_reg11[12]),
        .I1(slv_reg10[12]),
        .I2(sel0[1]),
        .I3(slv_reg9[12]),
        .I4(sel0[0]),
        .I5(slv_reg8[12]),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_7 
       (.I0(slv_reg15[12]),
        .I1(slv_reg14[12]),
        .I2(sel0[1]),
        .I3(slv_reg13[12]),
        .I4(sel0[0]),
        .I5(slv_reg12[12]),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_4 
       (.I0(slv_reg3__0[13]),
        .I1(slv_reg2__0[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[13]),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_5 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5[13]),
        .I4(sel0[0]),
        .I5(slv_reg4[13]),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_6 
       (.I0(slv_reg11[13]),
        .I1(slv_reg10[13]),
        .I2(sel0[1]),
        .I3(slv_reg9[13]),
        .I4(sel0[0]),
        .I5(slv_reg8[13]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_7 
       (.I0(slv_reg15[13]),
        .I1(slv_reg14[13]),
        .I2(sel0[1]),
        .I3(slv_reg13[13]),
        .I4(sel0[0]),
        .I5(slv_reg12[13]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_4 
       (.I0(slv_reg3__0[14]),
        .I1(slv_reg2__0[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[14]),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_5 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5[14]),
        .I4(sel0[0]),
        .I5(slv_reg4[14]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_6 
       (.I0(slv_reg11[14]),
        .I1(slv_reg10[14]),
        .I2(sel0[1]),
        .I3(slv_reg9[14]),
        .I4(sel0[0]),
        .I5(slv_reg8[14]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_7 
       (.I0(slv_reg15[14]),
        .I1(slv_reg14[14]),
        .I2(sel0[1]),
        .I3(slv_reg13[14]),
        .I4(sel0[0]),
        .I5(slv_reg12[14]),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_4 
       (.I0(slv_reg3__0[15]),
        .I1(slv_reg2__0[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[15]),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_5 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5[15]),
        .I4(sel0[0]),
        .I5(slv_reg4[15]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_6 
       (.I0(slv_reg11[15]),
        .I1(slv_reg10[15]),
        .I2(sel0[1]),
        .I3(slv_reg9[15]),
        .I4(sel0[0]),
        .I5(slv_reg8[15]),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_7 
       (.I0(slv_reg15[15]),
        .I1(slv_reg14[15]),
        .I2(sel0[1]),
        .I3(slv_reg13[15]),
        .I4(sel0[0]),
        .I5(slv_reg12[15]),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_4 
       (.I0(slv_reg3__0[16]),
        .I1(slv_reg2__0[16]),
        .I2(sel0[1]),
        .I3(slv_reg1[16]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[16]),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_5 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_6 
       (.I0(slv_reg11[16]),
        .I1(slv_reg10[16]),
        .I2(sel0[1]),
        .I3(slv_reg9[16]),
        .I4(sel0[0]),
        .I5(slv_reg8[16]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_7 
       (.I0(slv_reg15[16]),
        .I1(slv_reg14[16]),
        .I2(sel0[1]),
        .I3(slv_reg13[16]),
        .I4(sel0[0]),
        .I5(slv_reg12[16]),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_4 
       (.I0(slv_reg3__0[17]),
        .I1(slv_reg2__0[17]),
        .I2(sel0[1]),
        .I3(slv_reg1[17]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[17]),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_5 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_6 
       (.I0(slv_reg11[17]),
        .I1(slv_reg10[17]),
        .I2(sel0[1]),
        .I3(slv_reg9[17]),
        .I4(sel0[0]),
        .I5(slv_reg8[17]),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_7 
       (.I0(slv_reg15[17]),
        .I1(slv_reg14[17]),
        .I2(sel0[1]),
        .I3(slv_reg13[17]),
        .I4(sel0[0]),
        .I5(slv_reg12[17]),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_4 
       (.I0(slv_reg3__0[18]),
        .I1(slv_reg2__0[18]),
        .I2(sel0[1]),
        .I3(slv_reg1[18]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[18]),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_5 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_6 
       (.I0(slv_reg11[18]),
        .I1(slv_reg10[18]),
        .I2(sel0[1]),
        .I3(slv_reg9[18]),
        .I4(sel0[0]),
        .I5(slv_reg8[18]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_7 
       (.I0(slv_reg15[18]),
        .I1(slv_reg14[18]),
        .I2(sel0[1]),
        .I3(slv_reg13[18]),
        .I4(sel0[0]),
        .I5(slv_reg12[18]),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_4 
       (.I0(slv_reg3__0[19]),
        .I1(slv_reg2__0[19]),
        .I2(sel0[1]),
        .I3(slv_reg1[19]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[19]),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_5 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_6 
       (.I0(slv_reg11[19]),
        .I1(slv_reg10[19]),
        .I2(sel0[1]),
        .I3(slv_reg9[19]),
        .I4(sel0[0]),
        .I5(slv_reg8[19]),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_7 
       (.I0(slv_reg15[19]),
        .I1(slv_reg14[19]),
        .I2(sel0[1]),
        .I3(slv_reg13[19]),
        .I4(sel0[0]),
        .I5(slv_reg12[19]),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_4 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(slv_reg0[1]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(slv_reg7[1]),
        .I1(slv_reg6[1]),
        .I2(sel0[1]),
        .I3(slv_reg5[1]),
        .I4(sel0[0]),
        .I5(slv_reg4[1]),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_6 
       (.I0(slv_reg11[1]),
        .I1(slv_reg10[1]),
        .I2(sel0[1]),
        .I3(slv_reg9[1]),
        .I4(sel0[0]),
        .I5(slv_reg8[1]),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_7 
       (.I0(slv_reg15[1]),
        .I1(slv_reg14[1]),
        .I2(sel0[1]),
        .I3(slv_reg13[1]),
        .I4(sel0[0]),
        .I5(slv_reg12[1]),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_4 
       (.I0(slv_reg3__0[20]),
        .I1(slv_reg2__0[20]),
        .I2(sel0[1]),
        .I3(slv_reg1[20]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[20]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_5 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_6 
       (.I0(slv_reg11[20]),
        .I1(slv_reg10[20]),
        .I2(sel0[1]),
        .I3(slv_reg9[20]),
        .I4(sel0[0]),
        .I5(slv_reg8[20]),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_7 
       (.I0(slv_reg15[20]),
        .I1(slv_reg14[20]),
        .I2(sel0[1]),
        .I3(slv_reg13[20]),
        .I4(sel0[0]),
        .I5(slv_reg12[20]),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_4 
       (.I0(slv_reg3__0[21]),
        .I1(slv_reg2__0[21]),
        .I2(sel0[1]),
        .I3(slv_reg1[21]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[21]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_5 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_6 
       (.I0(slv_reg11[21]),
        .I1(slv_reg10[21]),
        .I2(sel0[1]),
        .I3(slv_reg9[21]),
        .I4(sel0[0]),
        .I5(slv_reg8[21]),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_7 
       (.I0(slv_reg15[21]),
        .I1(slv_reg14[21]),
        .I2(sel0[1]),
        .I3(slv_reg13[21]),
        .I4(sel0[0]),
        .I5(slv_reg12[21]),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_4 
       (.I0(slv_reg3__0[22]),
        .I1(slv_reg2__0[22]),
        .I2(sel0[1]),
        .I3(slv_reg1[22]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[22]),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_5 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_6 
       (.I0(slv_reg11[22]),
        .I1(slv_reg10[22]),
        .I2(sel0[1]),
        .I3(slv_reg9[22]),
        .I4(sel0[0]),
        .I5(slv_reg8[22]),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_7 
       (.I0(slv_reg15[22]),
        .I1(slv_reg14[22]),
        .I2(sel0[1]),
        .I3(slv_reg13[22]),
        .I4(sel0[0]),
        .I5(slv_reg12[22]),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_4 
       (.I0(slv_reg3__0[23]),
        .I1(slv_reg2__0[23]),
        .I2(sel0[1]),
        .I3(slv_reg1[23]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[23]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_5 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_6 
       (.I0(slv_reg11[23]),
        .I1(slv_reg10[23]),
        .I2(sel0[1]),
        .I3(slv_reg9[23]),
        .I4(sel0[0]),
        .I5(slv_reg8[23]),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_7 
       (.I0(slv_reg15[23]),
        .I1(slv_reg14[23]),
        .I2(sel0[1]),
        .I3(slv_reg13[23]),
        .I4(sel0[0]),
        .I5(slv_reg12[23]),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_4 
       (.I0(slv_reg3__0[24]),
        .I1(slv_reg2__0[24]),
        .I2(sel0[1]),
        .I3(slv_reg1[24]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[24]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_5 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_6 
       (.I0(slv_reg11[24]),
        .I1(slv_reg10[24]),
        .I2(sel0[1]),
        .I3(slv_reg9[24]),
        .I4(sel0[0]),
        .I5(slv_reg8[24]),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_7 
       (.I0(slv_reg15[24]),
        .I1(slv_reg14[24]),
        .I2(sel0[1]),
        .I3(slv_reg13[24]),
        .I4(sel0[0]),
        .I5(slv_reg12[24]),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_4 
       (.I0(slv_reg3__0[25]),
        .I1(slv_reg2__0[25]),
        .I2(sel0[1]),
        .I3(slv_reg1[25]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[25]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_5 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_6 
       (.I0(slv_reg11[25]),
        .I1(slv_reg10[25]),
        .I2(sel0[1]),
        .I3(slv_reg9[25]),
        .I4(sel0[0]),
        .I5(slv_reg8[25]),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_7 
       (.I0(slv_reg15[25]),
        .I1(slv_reg14[25]),
        .I2(sel0[1]),
        .I3(slv_reg13[25]),
        .I4(sel0[0]),
        .I5(slv_reg12[25]),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_4 
       (.I0(slv_reg3__0[26]),
        .I1(slv_reg2__0[26]),
        .I2(sel0[1]),
        .I3(slv_reg1[26]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[26]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_5 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_6 
       (.I0(slv_reg11[26]),
        .I1(slv_reg10[26]),
        .I2(sel0[1]),
        .I3(slv_reg9[26]),
        .I4(sel0[0]),
        .I5(slv_reg8[26]),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_7 
       (.I0(slv_reg15[26]),
        .I1(slv_reg14[26]),
        .I2(sel0[1]),
        .I3(slv_reg13[26]),
        .I4(sel0[0]),
        .I5(slv_reg12[26]),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_4 
       (.I0(slv_reg3__0[27]),
        .I1(slv_reg2__0[27]),
        .I2(sel0[1]),
        .I3(slv_reg1[27]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[27]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_5 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_6 
       (.I0(slv_reg11[27]),
        .I1(slv_reg10[27]),
        .I2(sel0[1]),
        .I3(slv_reg9[27]),
        .I4(sel0[0]),
        .I5(slv_reg8[27]),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_7 
       (.I0(slv_reg15[27]),
        .I1(slv_reg14[27]),
        .I2(sel0[1]),
        .I3(slv_reg13[27]),
        .I4(sel0[0]),
        .I5(slv_reg12[27]),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_4 
       (.I0(slv_reg3__0[28]),
        .I1(slv_reg2__0[28]),
        .I2(sel0[1]),
        .I3(slv_reg1[28]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[28]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_5 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_6 
       (.I0(slv_reg11[28]),
        .I1(slv_reg10[28]),
        .I2(sel0[1]),
        .I3(slv_reg9[28]),
        .I4(sel0[0]),
        .I5(slv_reg8[28]),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_7 
       (.I0(slv_reg15[28]),
        .I1(slv_reg14[28]),
        .I2(sel0[1]),
        .I3(slv_reg13[28]),
        .I4(sel0[0]),
        .I5(slv_reg12[28]),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_4 
       (.I0(slv_reg3__0[29]),
        .I1(slv_reg2__0[29]),
        .I2(sel0[1]),
        .I3(slv_reg1[29]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_5 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_6 
       (.I0(slv_reg11[29]),
        .I1(slv_reg10[29]),
        .I2(sel0[1]),
        .I3(slv_reg9[29]),
        .I4(sel0[0]),
        .I5(slv_reg8[29]),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_7 
       (.I0(slv_reg15[29]),
        .I1(slv_reg14[29]),
        .I2(sel0[1]),
        .I3(slv_reg13[29]),
        .I4(sel0[0]),
        .I5(slv_reg12[29]),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_4 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(slv_reg0[2]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(slv_reg7[2]),
        .I1(slv_reg6[2]),
        .I2(sel0[1]),
        .I3(slv_reg5[2]),
        .I4(sel0[0]),
        .I5(slv_reg4[2]),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_6 
       (.I0(slv_reg11[2]),
        .I1(slv_reg10[2]),
        .I2(sel0[1]),
        .I3(slv_reg9[2]),
        .I4(sel0[0]),
        .I5(slv_reg8[2]),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_7 
       (.I0(slv_reg15[2]),
        .I1(slv_reg14[2]),
        .I2(sel0[1]),
        .I3(slv_reg13[2]),
        .I4(sel0[0]),
        .I5(slv_reg12[2]),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_4 
       (.I0(slv_reg3__0[30]),
        .I1(slv_reg2__0[30]),
        .I2(sel0[1]),
        .I3(slv_reg1[30]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[30]),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_5 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_6 
       (.I0(slv_reg11[30]),
        .I1(slv_reg10[30]),
        .I2(sel0[1]),
        .I3(slv_reg9[30]),
        .I4(sel0[0]),
        .I5(slv_reg8[30]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_7 
       (.I0(slv_reg15[30]),
        .I1(slv_reg14[30]),
        .I2(sel0[1]),
        .I3(slv_reg13[30]),
        .I4(sel0[0]),
        .I5(slv_reg12[30]),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[31]_i_1 
       (.I0(s00_axi_rvalid),
        .I1(s00_axi_arvalid),
        .I2(S_AXI_ARREADY),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_5 
       (.I0(slv_reg3__0[31]),
        .I1(slv_reg2__0[31]),
        .I2(sel0[1]),
        .I3(slv_reg1[31]),
        .I4(sel0[0]),
        .I5(slv_reg0__0[31]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_6 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_7 
       (.I0(slv_reg11[31]),
        .I1(slv_reg10[31]),
        .I2(sel0[1]),
        .I3(slv_reg9[31]),
        .I4(sel0[0]),
        .I5(slv_reg8[31]),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_8 
       (.I0(slv_reg15[31]),
        .I1(slv_reg14[31]),
        .I2(sel0[1]),
        .I3(slv_reg13[31]),
        .I4(sel0[0]),
        .I5(slv_reg12[31]),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_4 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(slv_reg0[3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(slv_reg7[3]),
        .I1(slv_reg6[3]),
        .I2(sel0[1]),
        .I3(slv_reg5[3]),
        .I4(sel0[0]),
        .I5(slv_reg4[3]),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(slv_reg11[3]),
        .I1(slv_reg10[3]),
        .I2(sel0[1]),
        .I3(slv_reg9[3]),
        .I4(sel0[0]),
        .I5(slv_reg8[3]),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_7 
       (.I0(slv_reg15[3]),
        .I1(slv_reg14[3]),
        .I2(sel0[1]),
        .I3(slv_reg13[3]),
        .I4(sel0[0]),
        .I5(slv_reg12[3]),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_4 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(slv_reg0[4]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(slv_reg7[4]),
        .I1(slv_reg6[4]),
        .I2(sel0[1]),
        .I3(slv_reg5[4]),
        .I4(sel0[0]),
        .I5(slv_reg4[4]),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(slv_reg11[4]),
        .I1(slv_reg10[4]),
        .I2(sel0[1]),
        .I3(slv_reg9[4]),
        .I4(sel0[0]),
        .I5(slv_reg8[4]),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_7 
       (.I0(slv_reg15[4]),
        .I1(slv_reg14[4]),
        .I2(sel0[1]),
        .I3(slv_reg13[4]),
        .I4(sel0[0]),
        .I5(slv_reg12[4]),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_4 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(slv_reg0[5]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(slv_reg7[5]),
        .I1(slv_reg6[5]),
        .I2(sel0[1]),
        .I3(slv_reg5[5]),
        .I4(sel0[0]),
        .I5(slv_reg4[5]),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_6 
       (.I0(slv_reg11[5]),
        .I1(slv_reg10[5]),
        .I2(sel0[1]),
        .I3(slv_reg9[5]),
        .I4(sel0[0]),
        .I5(slv_reg8[5]),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_7 
       (.I0(slv_reg15[5]),
        .I1(slv_reg14[5]),
        .I2(sel0[1]),
        .I3(slv_reg13[5]),
        .I4(sel0[0]),
        .I5(slv_reg12[5]),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_4 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(slv_reg0[6]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(slv_reg7[6]),
        .I1(slv_reg6[6]),
        .I2(sel0[1]),
        .I3(slv_reg5[6]),
        .I4(sel0[0]),
        .I5(slv_reg4[6]),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_6 
       (.I0(slv_reg11[6]),
        .I1(slv_reg10[6]),
        .I2(sel0[1]),
        .I3(slv_reg9[6]),
        .I4(sel0[0]),
        .I5(slv_reg8[6]),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_7 
       (.I0(slv_reg15[6]),
        .I1(slv_reg14[6]),
        .I2(sel0[1]),
        .I3(slv_reg13[6]),
        .I4(sel0[0]),
        .I5(slv_reg12[6]),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_4 
       (.I0(slv_reg3[7]),
        .I1(slv_reg2[7]),
        .I2(sel0[1]),
        .I3(slv_reg1[7]),
        .I4(sel0[0]),
        .I5(slv_reg0[7]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(slv_reg7[7]),
        .I1(slv_reg6[7]),
        .I2(sel0[1]),
        .I3(slv_reg5[7]),
        .I4(sel0[0]),
        .I5(slv_reg4[7]),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_6 
       (.I0(slv_reg11[7]),
        .I1(slv_reg10[7]),
        .I2(sel0[1]),
        .I3(slv_reg9[7]),
        .I4(sel0[0]),
        .I5(slv_reg8[7]),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_7 
       (.I0(slv_reg15[7]),
        .I1(slv_reg14[7]),
        .I2(sel0[1]),
        .I3(slv_reg13[7]),
        .I4(sel0[0]),
        .I5(slv_reg12[7]),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_4 
       (.I0(slv_reg3[8]),
        .I1(slv_reg2[8]),
        .I2(sel0[1]),
        .I3(slv_reg1[8]),
        .I4(sel0[0]),
        .I5(slv_reg0[8]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(slv_reg7[8]),
        .I1(slv_reg6[8]),
        .I2(sel0[1]),
        .I3(slv_reg5[8]),
        .I4(sel0[0]),
        .I5(slv_reg4[8]),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_6 
       (.I0(slv_reg11[8]),
        .I1(slv_reg10[8]),
        .I2(sel0[1]),
        .I3(slv_reg9[8]),
        .I4(sel0[0]),
        .I5(slv_reg8[8]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_7 
       (.I0(slv_reg15[8]),
        .I1(slv_reg14[8]),
        .I2(sel0[1]),
        .I3(slv_reg13[8]),
        .I4(sel0[0]),
        .I5(slv_reg12[8]),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_4 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(slv_reg0[9]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(slv_reg7[9]),
        .I1(slv_reg6[9]),
        .I2(sel0[1]),
        .I3(slv_reg5[9]),
        .I4(sel0[0]),
        .I5(slv_reg4[9]),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(slv_reg11[9]),
        .I1(slv_reg10[9]),
        .I2(sel0[1]),
        .I3(slv_reg9[9]),
        .I4(sel0[0]),
        .I5(slv_reg8[9]),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_7 
       (.I0(slv_reg15[9]),
        .I1(slv_reg14[9]),
        .I2(sel0[1]),
        .I3(slv_reg13[9]),
        .I4(sel0[0]),
        .I5(slv_reg12[9]),
        .O(\axi_rdata[9]_i_7_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata_reg[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_4_n_0 ),
        .I1(\axi_rdata[0]_i_5_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[0]_i_3 
       (.I0(\axi_rdata[0]_i_6_n_0 ),
        .I1(\axi_rdata[0]_i_7_n_0 ),
        .O(\axi_rdata_reg[0]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_rdata_reg[10]_i_3_n_0 ),
        .O(reg_data_out[10]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_4_n_0 ),
        .I1(\axi_rdata[10]_i_5_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[10]_i_3 
       (.I0(\axi_rdata[10]_i_6_n_0 ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .O(\axi_rdata_reg[10]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata_reg[11]_i_3_n_0 ),
        .O(reg_data_out[11]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_4_n_0 ),
        .I1(\axi_rdata[11]_i_5_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[11]_i_3 
       (.I0(\axi_rdata[11]_i_6_n_0 ),
        .I1(\axi_rdata[11]_i_7_n_0 ),
        .O(\axi_rdata_reg[11]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(\axi_rdata_reg[12]_i_3_n_0 ),
        .O(reg_data_out[12]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_4_n_0 ),
        .I1(\axi_rdata[12]_i_5_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[12]_i_3 
       (.I0(\axi_rdata[12]_i_6_n_0 ),
        .I1(\axi_rdata[12]_i_7_n_0 ),
        .O(\axi_rdata_reg[12]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(\axi_rdata_reg[13]_i_3_n_0 ),
        .O(reg_data_out[13]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_4_n_0 ),
        .I1(\axi_rdata[13]_i_5_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[13]_i_3 
       (.I0(\axi_rdata[13]_i_6_n_0 ),
        .I1(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata_reg[13]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(\axi_rdata_reg[14]_i_3_n_0 ),
        .O(reg_data_out[14]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_4_n_0 ),
        .I1(\axi_rdata[14]_i_5_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[14]_i_3 
       (.I0(\axi_rdata[14]_i_6_n_0 ),
        .I1(\axi_rdata[14]_i_7_n_0 ),
        .O(\axi_rdata_reg[14]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(\axi_rdata_reg[15]_i_3_n_0 ),
        .O(reg_data_out[15]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_4_n_0 ),
        .I1(\axi_rdata[15]_i_5_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[15]_i_3 
       (.I0(\axi_rdata[15]_i_6_n_0 ),
        .I1(\axi_rdata[15]_i_7_n_0 ),
        .O(\axi_rdata_reg[15]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[16]),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata_reg[16]_i_2_n_0 ),
        .I1(\axi_rdata_reg[16]_i_3_n_0 ),
        .O(reg_data_out[16]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[16]_i_2 
       (.I0(\axi_rdata[16]_i_4_n_0 ),
        .I1(\axi_rdata[16]_i_5_n_0 ),
        .O(\axi_rdata_reg[16]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[16]_i_3 
       (.I0(\axi_rdata[16]_i_6_n_0 ),
        .I1(\axi_rdata[16]_i_7_n_0 ),
        .O(\axi_rdata_reg[16]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(\axi_rdata_reg[17]_i_3_n_0 ),
        .O(reg_data_out[17]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_4_n_0 ),
        .I1(\axi_rdata[17]_i_5_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[17]_i_3 
       (.I0(\axi_rdata[17]_i_6_n_0 ),
        .I1(\axi_rdata[17]_i_7_n_0 ),
        .O(\axi_rdata_reg[17]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata_reg[18]_i_2_n_0 ),
        .I1(\axi_rdata_reg[18]_i_3_n_0 ),
        .O(reg_data_out[18]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[18]_i_2 
       (.I0(\axi_rdata[18]_i_4_n_0 ),
        .I1(\axi_rdata[18]_i_5_n_0 ),
        .O(\axi_rdata_reg[18]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[18]_i_3 
       (.I0(\axi_rdata[18]_i_6_n_0 ),
        .I1(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata_reg[18]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(\axi_rdata_reg[19]_i_3_n_0 ),
        .O(reg_data_out[19]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_4_n_0 ),
        .I1(\axi_rdata[19]_i_5_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[19]_i_3 
       (.I0(\axi_rdata[19]_i_6_n_0 ),
        .I1(\axi_rdata[19]_i_7_n_0 ),
        .O(\axi_rdata_reg[19]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_rdata_reg[1]_i_3_n_0 ),
        .O(reg_data_out[1]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_4_n_0 ),
        .I1(\axi_rdata[1]_i_5_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[1]_i_3 
       (.I0(\axi_rdata[1]_i_6_n_0 ),
        .I1(\axi_rdata[1]_i_7_n_0 ),
        .O(\axi_rdata_reg[1]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(\axi_rdata_reg[20]_i_3_n_0 ),
        .O(reg_data_out[20]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_4_n_0 ),
        .I1(\axi_rdata[20]_i_5_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[20]_i_3 
       (.I0(\axi_rdata[20]_i_6_n_0 ),
        .I1(\axi_rdata[20]_i_7_n_0 ),
        .O(\axi_rdata_reg[20]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata_reg[21]_i_2_n_0 ),
        .I1(\axi_rdata_reg[21]_i_3_n_0 ),
        .O(reg_data_out[21]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[21]_i_2 
       (.I0(\axi_rdata[21]_i_4_n_0 ),
        .I1(\axi_rdata[21]_i_5_n_0 ),
        .O(\axi_rdata_reg[21]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[21]_i_3 
       (.I0(\axi_rdata[21]_i_6_n_0 ),
        .I1(\axi_rdata[21]_i_7_n_0 ),
        .O(\axi_rdata_reg[21]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata_reg[22]_i_2_n_0 ),
        .I1(\axi_rdata_reg[22]_i_3_n_0 ),
        .O(reg_data_out[22]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[22]_i_2 
       (.I0(\axi_rdata[22]_i_4_n_0 ),
        .I1(\axi_rdata[22]_i_5_n_0 ),
        .O(\axi_rdata_reg[22]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[22]_i_3 
       (.I0(\axi_rdata[22]_i_6_n_0 ),
        .I1(\axi_rdata[22]_i_7_n_0 ),
        .O(\axi_rdata_reg[22]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata_reg[23]_i_2_n_0 ),
        .I1(\axi_rdata_reg[23]_i_3_n_0 ),
        .O(reg_data_out[23]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[23]_i_2 
       (.I0(\axi_rdata[23]_i_4_n_0 ),
        .I1(\axi_rdata[23]_i_5_n_0 ),
        .O(\axi_rdata_reg[23]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[23]_i_3 
       (.I0(\axi_rdata[23]_i_6_n_0 ),
        .I1(\axi_rdata[23]_i_7_n_0 ),
        .O(\axi_rdata_reg[23]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(\axi_rdata_reg[24]_i_3_n_0 ),
        .O(reg_data_out[24]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_4_n_0 ),
        .I1(\axi_rdata[24]_i_5_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[24]_i_3 
       (.I0(\axi_rdata[24]_i_6_n_0 ),
        .I1(\axi_rdata[24]_i_7_n_0 ),
        .O(\axi_rdata_reg[24]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata_reg[25]_i_2_n_0 ),
        .I1(\axi_rdata_reg[25]_i_3_n_0 ),
        .O(reg_data_out[25]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[25]_i_2 
       (.I0(\axi_rdata[25]_i_4_n_0 ),
        .I1(\axi_rdata[25]_i_5_n_0 ),
        .O(\axi_rdata_reg[25]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[25]_i_3 
       (.I0(\axi_rdata[25]_i_6_n_0 ),
        .I1(\axi_rdata[25]_i_7_n_0 ),
        .O(\axi_rdata_reg[25]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata_reg[26]_i_2_n_0 ),
        .I1(\axi_rdata_reg[26]_i_3_n_0 ),
        .O(reg_data_out[26]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[26]_i_2 
       (.I0(\axi_rdata[26]_i_4_n_0 ),
        .I1(\axi_rdata[26]_i_5_n_0 ),
        .O(\axi_rdata_reg[26]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[26]_i_3 
       (.I0(\axi_rdata[26]_i_6_n_0 ),
        .I1(\axi_rdata[26]_i_7_n_0 ),
        .O(\axi_rdata_reg[26]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(\axi_rdata_reg[27]_i_3_n_0 ),
        .O(reg_data_out[27]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_4_n_0 ),
        .I1(\axi_rdata[27]_i_5_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[27]_i_3 
       (.I0(\axi_rdata[27]_i_6_n_0 ),
        .I1(\axi_rdata[27]_i_7_n_0 ),
        .O(\axi_rdata_reg[27]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(\axi_rdata_reg[28]_i_3_n_0 ),
        .O(reg_data_out[28]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_4_n_0 ),
        .I1(\axi_rdata[28]_i_5_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[28]_i_3 
       (.I0(\axi_rdata[28]_i_6_n_0 ),
        .I1(\axi_rdata[28]_i_7_n_0 ),
        .O(\axi_rdata_reg[28]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata_reg[29]_i_2_n_0 ),
        .I1(\axi_rdata_reg[29]_i_3_n_0 ),
        .O(reg_data_out[29]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[29]_i_2 
       (.I0(\axi_rdata[29]_i_4_n_0 ),
        .I1(\axi_rdata[29]_i_5_n_0 ),
        .O(\axi_rdata_reg[29]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[29]_i_3 
       (.I0(\axi_rdata[29]_i_6_n_0 ),
        .I1(\axi_rdata[29]_i_7_n_0 ),
        .O(\axi_rdata_reg[29]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_rdata_reg[2]_i_3_n_0 ),
        .O(reg_data_out[2]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_4_n_0 ),
        .I1(\axi_rdata[2]_i_5_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[2]_i_3 
       (.I0(\axi_rdata[2]_i_6_n_0 ),
        .I1(\axi_rdata[2]_i_7_n_0 ),
        .O(\axi_rdata_reg[2]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata_reg[30]_i_2_n_0 ),
        .I1(\axi_rdata_reg[30]_i_3_n_0 ),
        .O(reg_data_out[30]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[30]_i_2 
       (.I0(\axi_rdata[30]_i_4_n_0 ),
        .I1(\axi_rdata[30]_i_5_n_0 ),
        .O(\axi_rdata_reg[30]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[30]_i_3 
       (.I0(\axi_rdata[30]_i_6_n_0 ),
        .I1(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata_reg[30]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[31]_i_2 
       (.I0(\axi_rdata_reg[31]_i_3_n_0 ),
        .I1(\axi_rdata_reg[31]_i_4_n_0 ),
        .O(reg_data_out[31]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[31]_i_3 
       (.I0(\axi_rdata[31]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_6_n_0 ),
        .O(\axi_rdata_reg[31]_i_3_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[31]_i_4 
       (.I0(\axi_rdata[31]_i_7_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .O(\axi_rdata_reg[31]_i_4_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_rdata_reg[3]_i_3_n_0 ),
        .O(reg_data_out[3]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_4_n_0 ),
        .I1(\axi_rdata[3]_i_5_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[3]_i_3 
       (.I0(\axi_rdata[3]_i_6_n_0 ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .O(\axi_rdata_reg[3]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_rdata_reg[4]_i_3_n_0 ),
        .O(reg_data_out[4]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_4_n_0 ),
        .I1(\axi_rdata[4]_i_5_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[4]_i_3 
       (.I0(\axi_rdata[4]_i_6_n_0 ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .O(\axi_rdata_reg[4]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata_reg[5]_i_3_n_0 ),
        .O(reg_data_out[5]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_4_n_0 ),
        .I1(\axi_rdata[5]_i_5_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[5]_i_3 
       (.I0(\axi_rdata[5]_i_6_n_0 ),
        .I1(\axi_rdata[5]_i_7_n_0 ),
        .O(\axi_rdata_reg[5]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata_reg[6]_i_3_n_0 ),
        .O(reg_data_out[6]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_4_n_0 ),
        .I1(\axi_rdata[6]_i_5_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[6]_i_3 
       (.I0(\axi_rdata[6]_i_6_n_0 ),
        .I1(\axi_rdata[6]_i_7_n_0 ),
        .O(\axi_rdata_reg[6]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata_reg[7]_i_3_n_0 ),
        .O(reg_data_out[7]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_4_n_0 ),
        .I1(\axi_rdata[7]_i_5_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[7]_i_3 
       (.I0(\axi_rdata[7]_i_6_n_0 ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .O(\axi_rdata_reg[7]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata_reg[8]_i_3_n_0 ),
        .O(reg_data_out[8]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_4_n_0 ),
        .I1(\axi_rdata[8]_i_5_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[8]_i_3 
       (.I0(\axi_rdata[8]_i_6_n_0 ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .O(\axi_rdata_reg[8]_i_3_n_0 ),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata_reg[9]_i_3_n_0 ),
        .O(reg_data_out[9]),
        .S(sel0[3]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_4_n_0 ),
        .I1(\axi_rdata[9]_i_5_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(sel0[2]));
  MUXF7 \axi_rdata_reg[9]_i_3 
       (.I0(\axi_rdata[9]_i_6_n_0 ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .O(\axi_rdata_reg[9]_i_3_n_0 ),
        .S(sel0[2]));
  LUT4 #(
    .INIT(16'h0F88)) 
    axi_rvalid_i_1
       (.I0(S_AXI_ARREADY),
        .I1(s00_axi_arvalid),
        .I2(s00_axi_rready),
        .I3(s00_axi_rvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h08)) 
    axi_wready_i_1
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .O(axi_wready_i_1_n_0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready_i_1_n_0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  CARRY4 mem_reg_i_17__0
       (.CI(mem_reg_i_19_n_0),
        .CO({NLW_mem_reg_i_17__0_CO_UNCONNECTED[3:2],mem_reg_i_17__0_n_2,mem_reg_i_17__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_mem_reg_i_17__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,mem_reg_i_20_n_0,mem_reg_i_21_n_0}));
  CARRY4 mem_reg_i_19
       (.CI(1'b0),
        .CO({mem_reg_i_19_n_0,mem_reg_i_19_n_1,mem_reg_i_19_n_2,mem_reg_i_19_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,mem_reg_i_22_n_0,mem_reg_i_23_n_0,mem_reg_i_24_n_0}),
        .O(NLW_mem_reg_i_19_O_UNCONNECTED[3:0]),
        .S({mem_reg_i_25_n_0,mem_reg_i_26_n_0,mem_reg_i_27_n_0,mem_reg_i_28_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_20
       (.I0(slv_reg2[11]),
        .I1(slv_reg2[10]),
        .O(mem_reg_i_20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_21
       (.I0(slv_reg2[9]),
        .I1(slv_reg2[8]),
        .O(mem_reg_i_21_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_22
       (.I0(slv_reg0[4]),
        .I1(slv_reg2[4]),
        .I2(slv_reg2[5]),
        .I3(slv_reg0[5]),
        .O(mem_reg_i_22_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_23
       (.I0(slv_reg0[2]),
        .I1(slv_reg2[2]),
        .I2(slv_reg2[3]),
        .I3(slv_reg0[3]),
        .O(mem_reg_i_23_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_24
       (.I0(slv_reg0[0]),
        .I1(slv_reg2[0]),
        .I2(slv_reg2[1]),
        .I3(slv_reg0[1]),
        .O(mem_reg_i_24_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_25
       (.I0(slv_reg2[7]),
        .I1(slv_reg2[6]),
        .O(mem_reg_i_25_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_26
       (.I0(slv_reg2[5]),
        .I1(slv_reg0[5]),
        .I2(slv_reg2[4]),
        .I3(slv_reg0[4]),
        .O(mem_reg_i_26_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_27
       (.I0(slv_reg2[3]),
        .I1(slv_reg0[3]),
        .I2(slv_reg2[2]),
        .I3(slv_reg0[2]),
        .O(mem_reg_i_27_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_28
       (.I0(slv_reg2[1]),
        .I1(slv_reg0[1]),
        .I2(slv_reg2[0]),
        .I3(slv_reg0[0]),
        .O(mem_reg_i_28_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_40
       (.CI(mem_reg_i_53_n_0),
        .CO({NLW_mem_reg_i_40_CO_UNCONNECTED[3:2],mem_reg_i_40_n_2,mem_reg_i_40_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_mem_reg_i_40_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,mem_reg_i_54_n_0,mem_reg_i_55_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_53
       (.CI(1'b0),
        .CO({mem_reg_i_53_n_0,mem_reg_i_53_n_1,mem_reg_i_53_n_2,mem_reg_i_53_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,mem_reg_i_60_n_0,mem_reg_i_61_n_0,mem_reg_i_62_n_0}),
        .O(NLW_mem_reg_i_53_O_UNCONNECTED[3:0]),
        .S({mem_reg_i_63_n_0,mem_reg_i_64_n_0,mem_reg_i_65_n_0,mem_reg_i_66_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_54
       (.I0(slv_reg3[11]),
        .I1(slv_reg3[10]),
        .O(mem_reg_i_54_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_55
       (.I0(slv_reg3[9]),
        .I1(slv_reg3[8]),
        .O(mem_reg_i_55_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_60
       (.I0(slv_reg0[10]),
        .I1(slv_reg3[4]),
        .I2(slv_reg3[5]),
        .I3(slv_reg0[11]),
        .O(mem_reg_i_60_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_61
       (.I0(slv_reg0[8]),
        .I1(slv_reg3[2]),
        .I2(slv_reg3[3]),
        .I3(slv_reg0[9]),
        .O(mem_reg_i_61_n_0));
  LUT4 #(
    .INIT(16'h011F)) 
    mem_reg_i_62
       (.I0(slv_reg0[6]),
        .I1(slv_reg3[0]),
        .I2(slv_reg3[1]),
        .I3(slv_reg0[7]),
        .O(mem_reg_i_62_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_63
       (.I0(slv_reg3[7]),
        .I1(slv_reg3[6]),
        .O(mem_reg_i_63_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_64
       (.I0(slv_reg3[5]),
        .I1(slv_reg0[11]),
        .I2(slv_reg3[4]),
        .I3(slv_reg0[10]),
        .O(mem_reg_i_64_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_65
       (.I0(slv_reg3[3]),
        .I1(slv_reg0[9]),
        .I2(slv_reg3[2]),
        .I3(slv_reg0[8]),
        .O(mem_reg_i_65_n_0));
  LUT4 #(
    .INIT(16'h0660)) 
    mem_reg_i_66
       (.I0(slv_reg3[1]),
        .I1(slv_reg0[7]),
        .I2(slv_reg3[0]),
        .I3(slv_reg0[6]),
        .O(mem_reg_i_66_n_0));
  design_1_data_provider_0_0_ram_t ram
       (.CO(mem_reg_i_17__0_n_2),
        .D({ram_n_5,ram_n_6,ram_n_7,ram_n_8,ram_n_9,ram_n_10,ram_n_11,ram_n_12,ram_n_13,ram_n_14,ram_n_15,ram_n_16,ram_n_17,ram_n_18,ram_n_19,ram_n_20,ram_n_21,ram_n_22,ram_n_23,ram_n_24,ram_n_25,ram_n_26,ram_n_27,ram_n_28,ram_n_29,ram_n_30,ram_n_31,ram_n_32,ram_n_33,ram_n_34,ram_n_35,ram_n_36}),
        .O(ram_n_0),
        .Q(slv_reg4),
        .axi_wready_reg(\slv_reg0[23]_i_2_n_0 ),
        .axi_wready_reg_0(\slv_reg0[15]_i_2_n_0 ),
        .axi_wready_reg_1(axi_bvalid_i_2_n_0),
        .mem_reg({ram_n_1,ram_n_2,ram_n_3,ram_n_4}),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata),
        .\slv_reg0_reg[11] (slv_reg0),
        .\slv_reg11_reg[31] ({ram_n_165,ram_n_166,ram_n_167,ram_n_168,ram_n_169,ram_n_170,ram_n_171,ram_n_172,ram_n_173,ram_n_174,ram_n_175,ram_n_176,ram_n_177,ram_n_178,ram_n_179,ram_n_180,ram_n_181,ram_n_182,ram_n_183,ram_n_184,ram_n_185,ram_n_186,ram_n_187,ram_n_188,ram_n_189,ram_n_190,ram_n_191,ram_n_192,ram_n_193,ram_n_194,ram_n_195,ram_n_196}),
        .\slv_reg12_reg[31] ({ram_n_229,ram_n_230,ram_n_231,ram_n_232,ram_n_233,ram_n_234,ram_n_235,ram_n_236,ram_n_237,ram_n_238,ram_n_239,ram_n_240,ram_n_241,ram_n_242,ram_n_243,ram_n_244,ram_n_245,ram_n_246,ram_n_247,ram_n_248,ram_n_249,ram_n_250,ram_n_251,ram_n_252,ram_n_253,ram_n_254,ram_n_255,ram_n_256,ram_n_257,ram_n_258,ram_n_259,ram_n_260}),
        .\slv_reg1_reg[31] (slv_reg1),
        .\slv_reg2_reg[0] (\slv_reg5[31]_i_8_n_0 ),
        .\slv_reg2_reg[0]_0 (\slv_reg5[31]_i_10_n_0 ),
        .\slv_reg2_reg[0]_1 (\slv_reg6[31]_i_6_n_0 ),
        .\slv_reg2_reg[0]_10 (\slv_reg5[31]_i_4_n_0 ),
        .\slv_reg2_reg[0]_11 (\slv_reg7[31]_i_4_n_0 ),
        .\slv_reg2_reg[0]_12 (\slv_reg6[31]_i_4_n_0 ),
        .\slv_reg2_reg[0]_13 (\slv_reg8[31]_i_4_n_0 ),
        .\slv_reg2_reg[0]_14 (\slv_reg8[7]_i_4_n_0 ),
        .\slv_reg2_reg[0]_15 (\slv_reg5[15]_i_4_n_0 ),
        .\slv_reg2_reg[0]_16 (\slv_reg7[15]_i_4_n_0 ),
        .\slv_reg2_reg[0]_17 (\slv_reg6[15]_i_4_n_0 ),
        .\slv_reg2_reg[0]_18 (\slv_reg8[15]_i_4_n_0 ),
        .\slv_reg2_reg[0]_2 (\slv_reg5[15]_i_8_n_0 ),
        .\slv_reg2_reg[0]_3 (\slv_reg5[15]_i_10_n_0 ),
        .\slv_reg2_reg[0]_4 (\slv_reg6[15]_i_6_n_0 ),
        .\slv_reg2_reg[0]_5 (\slv_reg6[7]_i_4_n_0 ),
        .\slv_reg2_reg[0]_6 (\slv_reg5[23]_i_4_n_0 ),
        .\slv_reg2_reg[0]_7 (\slv_reg7[23]_i_4_n_0 ),
        .\slv_reg2_reg[0]_8 (\slv_reg6[23]_i_4_n_0 ),
        .\slv_reg2_reg[0]_9 (\slv_reg8[23]_i_4_n_0 ),
        .\slv_reg2_reg[5] (slv_reg2[5:0]),
        .\slv_reg3_reg[11] (mem_reg_i_40_n_2),
        .\slv_reg3_reg[5] (slv_reg3[5:0]),
        .\slv_reg5_reg[31] (p_2_in),
        .\slv_reg6_reg[31] ({ram_n_37,ram_n_38,ram_n_39,ram_n_40,ram_n_41,ram_n_42,ram_n_43,ram_n_44,ram_n_45,ram_n_46,ram_n_47,ram_n_48,ram_n_49,ram_n_50,ram_n_51,ram_n_52,ram_n_53,ram_n_54,ram_n_55,ram_n_56,ram_n_57,ram_n_58,ram_n_59,ram_n_60,ram_n_61,ram_n_62,ram_n_63,ram_n_64,ram_n_65,ram_n_66,ram_n_67,ram_n_68}),
        .\slv_reg7_reg[31] ({ram_n_133,ram_n_134,ram_n_135,ram_n_136,ram_n_137,ram_n_138,ram_n_139,ram_n_140,ram_n_141,ram_n_142,ram_n_143,ram_n_144,ram_n_145,ram_n_146,ram_n_147,ram_n_148,ram_n_149,ram_n_150,ram_n_151,ram_n_152,ram_n_153,ram_n_154,ram_n_155,ram_n_156,ram_n_157,ram_n_158,ram_n_159,ram_n_160,ram_n_161,ram_n_162,ram_n_163,ram_n_164}),
        .\slv_reg8_reg[31] ({ram_n_197,ram_n_198,ram_n_199,ram_n_200,ram_n_201,ram_n_202,ram_n_203,ram_n_204,ram_n_205,ram_n_206,ram_n_207,ram_n_208,ram_n_209,ram_n_210,ram_n_211,ram_n_212,ram_n_213,ram_n_214,ram_n_215,ram_n_216,ram_n_217,ram_n_218,ram_n_219,ram_n_220,ram_n_221,ram_n_222,ram_n_223,ram_n_224,ram_n_225,ram_n_226,ram_n_227,ram_n_228}),
        .\slv_reg9_reg[31] ({ram_n_101,ram_n_102,ram_n_103,ram_n_104,ram_n_105,ram_n_106,ram_n_107,ram_n_108,ram_n_109,ram_n_110,ram_n_111,ram_n_112,ram_n_113,ram_n_114,ram_n_115,ram_n_116,ram_n_117,ram_n_118,ram_n_119,ram_n_120,ram_n_121,ram_n_122,ram_n_123,ram_n_124,ram_n_125,ram_n_126,ram_n_127,ram_n_128,ram_n_129,ram_n_130,ram_n_131,ram_n_132}));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \slv_reg0[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(s00_axi_wstrb[1]),
        .O(p_1_in[11]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg0[15]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .O(\slv_reg0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \slv_reg0[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(s00_axi_wstrb[2]),
        .O(p_1_in[23]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg0[23]_i_2 
       (.I0(s00_axi_awvalid),
        .I1(s00_axi_wvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .O(\slv_reg0[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \slv_reg0[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(s00_axi_wstrb[3]),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \slv_reg0[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[0]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(s00_axi_wstrb[0]),
        .O(p_1_in[7]));
  FDRE \slv_reg0_reg[0] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg0__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg0__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg0__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg0__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg0__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg0__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg0__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg0__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg0__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg0__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg0__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[23]),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg0__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg0__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg0__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg0__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg0__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg0__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg0__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg0[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg0__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[31]),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg0__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg0[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg0[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg0[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg0[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[7]),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg0[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s00_axi_aclk),
        .CE(p_1_in[11]),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg0[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg10[15]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[1]),
        .I5(p_0_in[1]),
        .O(\slv_reg10[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg10[23]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg10[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg10[31]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[3]),
        .I5(p_0_in[1]),
        .O(\slv_reg10[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg10[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[0]),
        .I5(p_0_in[1]),
        .O(\slv_reg10[7]_i_1_n_0 ));
  FDRE \slv_reg10_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_36),
        .Q(slv_reg10[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_26),
        .Q(slv_reg10[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_25),
        .Q(slv_reg10[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_24),
        .Q(slv_reg10[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_23),
        .Q(slv_reg10[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_22),
        .Q(slv_reg10[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_21),
        .Q(slv_reg10[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_20),
        .Q(slv_reg10[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_19),
        .Q(slv_reg10[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_18),
        .Q(slv_reg10[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_17),
        .Q(slv_reg10[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_35),
        .Q(slv_reg10[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_16),
        .Q(slv_reg10[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_15),
        .Q(slv_reg10[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_14),
        .Q(slv_reg10[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[23]_i_1_n_0 ),
        .D(ram_n_13),
        .Q(slv_reg10[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_12),
        .Q(slv_reg10[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_11),
        .Q(slv_reg10[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_10),
        .Q(slv_reg10[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_9),
        .Q(slv_reg10[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_8),
        .Q(slv_reg10[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_7),
        .Q(slv_reg10[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_34),
        .Q(slv_reg10[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_6),
        .Q(slv_reg10[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[31]_i_1_n_0 ),
        .D(ram_n_5),
        .Q(slv_reg10[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_33),
        .Q(slv_reg10[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_32),
        .Q(slv_reg10[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_31),
        .Q(slv_reg10[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_30),
        .Q(slv_reg10[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[7]_i_1_n_0 ),
        .D(ram_n_29),
        .Q(slv_reg10[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_28),
        .Q(slv_reg10[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg10_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg10[15]_i_1_n_0 ),
        .D(ram_n_27),
        .Q(slv_reg10[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg11[15]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg11[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg11[23]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg11[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg11[31]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg11[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg11[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[3]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg11[7]_i_1_n_0 ));
  FDRE \slv_reg11_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_196),
        .Q(slv_reg11[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_186),
        .Q(slv_reg11[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_185),
        .Q(slv_reg11[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_184),
        .Q(slv_reg11[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_183),
        .Q(slv_reg11[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_182),
        .Q(slv_reg11[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_181),
        .Q(slv_reg11[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_180),
        .Q(slv_reg11[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_179),
        .Q(slv_reg11[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_178),
        .Q(slv_reg11[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_177),
        .Q(slv_reg11[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_195),
        .Q(slv_reg11[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_176),
        .Q(slv_reg11[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_175),
        .Q(slv_reg11[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_174),
        .Q(slv_reg11[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[23]_i_1_n_0 ),
        .D(ram_n_173),
        .Q(slv_reg11[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_172),
        .Q(slv_reg11[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_171),
        .Q(slv_reg11[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_170),
        .Q(slv_reg11[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_169),
        .Q(slv_reg11[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_168),
        .Q(slv_reg11[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_167),
        .Q(slv_reg11[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_194),
        .Q(slv_reg11[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_166),
        .Q(slv_reg11[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[31]_i_1_n_0 ),
        .D(ram_n_165),
        .Q(slv_reg11[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_193),
        .Q(slv_reg11[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_192),
        .Q(slv_reg11[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_191),
        .Q(slv_reg11[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_190),
        .Q(slv_reg11[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[7]_i_1_n_0 ),
        .D(ram_n_189),
        .Q(slv_reg11[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_188),
        .Q(slv_reg11[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg11_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg11[15]_i_1_n_0 ),
        .D(ram_n_187),
        .Q(slv_reg11[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg12[15]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[1]),
        .I5(p_0_in[2]),
        .O(\slv_reg12[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg12[23]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[2]),
        .I5(p_0_in[2]),
        .O(\slv_reg12[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg12[31]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[3]),
        .I5(p_0_in[2]),
        .O(\slv_reg12[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg12[7]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[0]),
        .I5(p_0_in[2]),
        .O(\slv_reg12[7]_i_1_n_0 ));
  FDRE \slv_reg12_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_260),
        .Q(slv_reg12[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_250),
        .Q(slv_reg12[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_249),
        .Q(slv_reg12[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_248),
        .Q(slv_reg12[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_247),
        .Q(slv_reg12[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_246),
        .Q(slv_reg12[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_245),
        .Q(slv_reg12[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_244),
        .Q(slv_reg12[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_243),
        .Q(slv_reg12[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_242),
        .Q(slv_reg12[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_241),
        .Q(slv_reg12[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_259),
        .Q(slv_reg12[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_240),
        .Q(slv_reg12[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_239),
        .Q(slv_reg12[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_238),
        .Q(slv_reg12[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[23]_i_1_n_0 ),
        .D(ram_n_237),
        .Q(slv_reg12[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_236),
        .Q(slv_reg12[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_235),
        .Q(slv_reg12[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_234),
        .Q(slv_reg12[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_233),
        .Q(slv_reg12[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_232),
        .Q(slv_reg12[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_231),
        .Q(slv_reg12[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_258),
        .Q(slv_reg12[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_230),
        .Q(slv_reg12[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[31]_i_1_n_0 ),
        .D(ram_n_229),
        .Q(slv_reg12[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_257),
        .Q(slv_reg12[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_256),
        .Q(slv_reg12[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_255),
        .Q(slv_reg12[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_254),
        .Q(slv_reg12[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[7]_i_1_n_0 ),
        .D(ram_n_253),
        .Q(slv_reg12[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_252),
        .Q(slv_reg12[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg12_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg12[15]_i_1_n_0 ),
        .D(ram_n_251),
        .Q(slv_reg12[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg13[15]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg13[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg13[23]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[0]),
        .O(\slv_reg13[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg13[31]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[0]),
        .O(\slv_reg13[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg13[7]_i_1 
       (.I0(p_0_in[1]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg13[7]_i_1_n_0 ));
  FDRE \slv_reg13_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg13[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg13[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg13[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg13[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg13[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg13[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg13[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg13[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg13[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg13[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg13[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg13[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg13[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg13[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg13[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg13[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg13[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg13[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg13[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg13[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg13[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg13[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg13[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg13[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg13[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg13[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg13[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg13[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg13[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg13[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg13[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg13_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg13[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg13[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg14[15]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg14[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg14[23]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[1]),
        .O(\slv_reg14[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg14[31]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[1]),
        .O(\slv_reg14[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \slv_reg14[7]_i_1 
       (.I0(p_0_in[0]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg14[7]_i_1_n_0 ));
  FDRE \slv_reg14_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg14[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg14[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg14[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg14[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg14[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg14[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg14[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg14[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg14[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg14[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg14[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg14[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg14[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg14[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg14[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg14[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg14[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg14[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg14[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg14[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg14[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg14[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg14[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg14[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg14[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg14[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg14[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg14[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg14[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg14[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg14[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg14_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg14[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg14[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg15[15]_i_1 
       (.I0(p_0_in[2]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg15[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg15[23]_i_1 
       (.I0(p_0_in[2]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[0]),
        .O(\slv_reg15[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg15[31]_i_1 
       (.I0(p_0_in[2]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[0]),
        .O(\slv_reg15[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \slv_reg15[7]_i_1 
       (.I0(p_0_in[2]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[0]),
        .O(\slv_reg15[7]_i_1_n_0 ));
  FDRE \slv_reg15_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg15[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg15[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg15[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg15[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg15[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg15[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg15[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg15[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg15[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg15[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg15[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg15[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg15[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg15[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg15[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg15[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg15[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg15[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg15[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg15[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg15[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg15[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg15[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg15[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg15[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg15[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg15[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg15[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg15[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg15[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg15[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg15_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg15[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg15[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg1[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[1]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg1[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[2]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg1[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[3]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg1[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[0]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg2[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[1]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg2[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[2]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg2[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[3]),
        .I4(axi_bvalid_i_2_n_0),
        .I5(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg2[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[2]),
        .I3(s00_axi_wstrb[0]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg2__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg2__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg2__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg2__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg2__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg2__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg2__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg2__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg2__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg2__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg2__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg2__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg2__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg2__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg2__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg2__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg2__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg2__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg2__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg2__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \slv_reg3[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \slv_reg3[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \slv_reg3[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \slv_reg3[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[2]),
        .I3(p_0_in[1]),
        .I4(\slv_reg0[15]_i_2_n_0 ),
        .I5(p_0_in[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg3__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg3__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg3__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg3__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg3__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg3__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg3__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg3__0[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg3__0[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg3__0[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg3__0[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg3__0[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg3__0[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg3__0[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg3__0[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg3__0[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg3__0[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg3__0[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg3__0[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg3__0[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg4[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[1]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[2]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg4[23]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[2]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg4[31]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[3]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[2]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \slv_reg4[7]_i_1 
       (.I0(p_0_in[3]),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s00_axi_wstrb[0]),
        .I4(\slv_reg0[23]_i_2_n_0 ),
        .I5(p_0_in[2]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[0]),
        .Q(slv_reg4[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[10]),
        .Q(slv_reg4[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[11]),
        .Q(slv_reg4[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[12]),
        .Q(slv_reg4[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[13]),
        .Q(slv_reg4[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[14]),
        .Q(slv_reg4[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[15]),
        .Q(slv_reg4[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[16]),
        .Q(slv_reg4[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[17]),
        .Q(slv_reg4[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[18]),
        .Q(slv_reg4[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[19]),
        .Q(slv_reg4[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[1]),
        .Q(slv_reg4[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[20]),
        .Q(slv_reg4[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[21]),
        .Q(slv_reg4[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[22]),
        .Q(slv_reg4[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s00_axi_wdata[23]),
        .Q(slv_reg4[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[24]),
        .Q(slv_reg4[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[25]),
        .Q(slv_reg4[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[26]),
        .Q(slv_reg4[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[27]),
        .Q(slv_reg4[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[28]),
        .Q(slv_reg4[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[29]),
        .Q(slv_reg4[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[2]),
        .Q(slv_reg4[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[30]),
        .Q(slv_reg4[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s00_axi_wdata[31]),
        .Q(slv_reg4[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[3]),
        .Q(slv_reg4[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[4]),
        .Q(slv_reg4[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[5]),
        .Q(slv_reg4[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[6]),
        .Q(slv_reg4[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s00_axi_wdata[7]),
        .Q(slv_reg4[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[8]),
        .Q(slv_reg4[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s00_axi_wdata[9]),
        .Q(slv_reg4[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg5[15]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \slv_reg5[15]_i_10 
       (.I0(ram_n_4),
        .I1(ram_n_3),
        .I2(ram_n_2),
        .O(\slv_reg5[15]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \slv_reg5[15]_i_4 
       (.I0(ram_n_2),
        .I1(ram_n_4),
        .I2(ram_n_3),
        .I3(ram_n_1),
        .I4(ram_n_0),
        .O(\slv_reg5[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \slv_reg5[15]_i_8 
       (.I0(ram_n_3),
        .I1(ram_n_4),
        .I2(ram_n_2),
        .I3(ram_n_1),
        .O(\slv_reg5[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg5[23]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \slv_reg5[23]_i_4 
       (.I0(ram_n_2),
        .I1(ram_n_3),
        .I2(ram_n_1),
        .I3(ram_n_0),
        .O(\slv_reg5[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg5[31]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \slv_reg5[31]_i_10 
       (.I0(ram_n_3),
        .I1(ram_n_4),
        .I2(ram_n_2),
        .O(\slv_reg5[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h57FFA800)) 
    \slv_reg5[31]_i_4 
       (.I0(ram_n_2),
        .I1(ram_n_3),
        .I2(ram_n_4),
        .I3(ram_n_1),
        .I4(ram_n_0),
        .O(\slv_reg5[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \slv_reg5[31]_i_8 
       (.I0(ram_n_4),
        .I1(ram_n_3),
        .I2(ram_n_2),
        .I3(ram_n_1),
        .O(\slv_reg5[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg5[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(slv_reg5[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(slv_reg5[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(slv_reg5[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(slv_reg5[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(slv_reg5[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(slv_reg5[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(slv_reg5[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[16]),
        .Q(slv_reg5[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[17]),
        .Q(slv_reg5[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[18]),
        .Q(slv_reg5[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[19]),
        .Q(slv_reg5[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(slv_reg5[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[20]),
        .Q(slv_reg5[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[21]),
        .Q(slv_reg5[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[22]),
        .Q(slv_reg5[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(p_2_in[23]),
        .Q(slv_reg5[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[24]),
        .Q(slv_reg5[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[25]),
        .Q(slv_reg5[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[26]),
        .Q(slv_reg5[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[27]),
        .Q(slv_reg5[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[28]),
        .Q(slv_reg5[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[29]),
        .Q(slv_reg5[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(slv_reg5[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[30]),
        .Q(slv_reg5[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(p_2_in[31]),
        .Q(slv_reg5[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(slv_reg5[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(slv_reg5[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(slv_reg5[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(slv_reg5[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(slv_reg5[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(slv_reg5[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(slv_reg5[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg6[15]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[1]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h07FFF800)) 
    \slv_reg6[15]_i_4 
       (.I0(ram_n_4),
        .I1(ram_n_3),
        .I2(ram_n_2),
        .I3(ram_n_1),
        .I4(ram_n_0),
        .O(\slv_reg6[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \slv_reg6[15]_i_6 
       (.I0(ram_n_2),
        .I1(ram_n_3),
        .I2(ram_n_4),
        .I3(ram_n_1),
        .O(\slv_reg6[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg6[23]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[2]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h1FE0)) 
    \slv_reg6[23]_i_4 
       (.I0(ram_n_3),
        .I1(ram_n_2),
        .I2(ram_n_1),
        .I3(ram_n_0),
        .O(\slv_reg6[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg6[31]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[3]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \slv_reg6[31]_i_4 
       (.I0(ram_n_3),
        .I1(ram_n_4),
        .I2(ram_n_2),
        .I3(ram_n_1),
        .I4(ram_n_0),
        .O(\slv_reg6[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \slv_reg6[31]_i_6 
       (.I0(ram_n_2),
        .I1(ram_n_4),
        .I2(ram_n_3),
        .I3(ram_n_1),
        .O(\slv_reg6[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg6[7]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(p_0_in[3]),
        .I3(s00_axi_wstrb[0]),
        .I4(p_0_in[2]),
        .I5(p_0_in[1]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \slv_reg6[7]_i_4 
       (.I0(ram_n_2),
        .I1(ram_n_1),
        .I2(ram_n_0),
        .O(\slv_reg6[7]_i_4_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_68),
        .Q(slv_reg6[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_58),
        .Q(slv_reg6[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_57),
        .Q(slv_reg6[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_56),
        .Q(slv_reg6[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_55),
        .Q(slv_reg6[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_54),
        .Q(slv_reg6[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_53),
        .Q(slv_reg6[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_52),
        .Q(slv_reg6[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_51),
        .Q(slv_reg6[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_50),
        .Q(slv_reg6[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_49),
        .Q(slv_reg6[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_67),
        .Q(slv_reg6[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_48),
        .Q(slv_reg6[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_47),
        .Q(slv_reg6[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_46),
        .Q(slv_reg6[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(ram_n_45),
        .Q(slv_reg6[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_44),
        .Q(slv_reg6[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_43),
        .Q(slv_reg6[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_42),
        .Q(slv_reg6[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_41),
        .Q(slv_reg6[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_40),
        .Q(slv_reg6[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_39),
        .Q(slv_reg6[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_66),
        .Q(slv_reg6[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_38),
        .Q(slv_reg6[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(ram_n_37),
        .Q(slv_reg6[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_65),
        .Q(slv_reg6[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_64),
        .Q(slv_reg6[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_63),
        .Q(slv_reg6[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_62),
        .Q(slv_reg6[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(ram_n_61),
        .Q(slv_reg6[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_60),
        .Q(slv_reg6[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(ram_n_59),
        .Q(slv_reg6[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg7[15]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(s00_axi_wstrb[1]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h1555EAAA)) 
    \slv_reg7[15]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_2),
        .I2(ram_n_4),
        .I3(ram_n_3),
        .I4(ram_n_0),
        .O(\slv_reg7[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg7[23]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(s00_axi_wstrb[2]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h15EA)) 
    \slv_reg7[23]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_2),
        .I2(ram_n_3),
        .I3(ram_n_0),
        .O(\slv_reg7[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg7[31]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(s00_axi_wstrb[3]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h1115EEEA)) 
    \slv_reg7[31]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_2),
        .I2(ram_n_3),
        .I3(ram_n_4),
        .I4(ram_n_0),
        .O(\slv_reg7[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAEAAAAAAAAAAAAAA)) 
    \slv_reg7[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(s00_axi_wstrb[0]),
        .I2(p_0_in[3]),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_164),
        .Q(slv_reg7[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_154),
        .Q(slv_reg7[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_153),
        .Q(slv_reg7[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_152),
        .Q(slv_reg7[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_151),
        .Q(slv_reg7[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_150),
        .Q(slv_reg7[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_149),
        .Q(slv_reg7[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_148),
        .Q(slv_reg7[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_147),
        .Q(slv_reg7[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_146),
        .Q(slv_reg7[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_145),
        .Q(slv_reg7[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_163),
        .Q(slv_reg7[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_144),
        .Q(slv_reg7[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_143),
        .Q(slv_reg7[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_142),
        .Q(slv_reg7[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(ram_n_141),
        .Q(slv_reg7[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_140),
        .Q(slv_reg7[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_139),
        .Q(slv_reg7[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_138),
        .Q(slv_reg7[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_137),
        .Q(slv_reg7[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_136),
        .Q(slv_reg7[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_135),
        .Q(slv_reg7[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_162),
        .Q(slv_reg7[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_134),
        .Q(slv_reg7[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(ram_n_133),
        .Q(slv_reg7[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_161),
        .Q(slv_reg7[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_160),
        .Q(slv_reg7[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_159),
        .Q(slv_reg7[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_158),
        .Q(slv_reg7[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(ram_n_157),
        .Q(slv_reg7[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_156),
        .Q(slv_reg7[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(ram_n_155),
        .Q(slv_reg7[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \slv_reg8[15]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg8[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0015FFEA)) 
    \slv_reg8[15]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_4),
        .I2(ram_n_3),
        .I3(ram_n_2),
        .I4(ram_n_0),
        .O(\slv_reg8[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \slv_reg8[23]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg8[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \slv_reg8[23]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_3),
        .I2(ram_n_2),
        .I3(ram_n_0),
        .O(\slv_reg8[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \slv_reg8[31]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[3]),
        .I5(p_0_in[0]),
        .O(\slv_reg8[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \slv_reg8[31]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_3),
        .I2(ram_n_4),
        .I3(ram_n_2),
        .I4(ram_n_0),
        .O(\slv_reg8[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAABAAAAAA)) 
    \slv_reg8[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[0]),
        .I5(p_0_in[0]),
        .O(\slv_reg8[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \slv_reg8[7]_i_4 
       (.I0(ram_n_1),
        .I1(ram_n_2),
        .I2(ram_n_0),
        .O(\slv_reg8[7]_i_4_n_0 ));
  FDRE \slv_reg8_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_228),
        .Q(slv_reg8[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_218),
        .Q(slv_reg8[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_217),
        .Q(slv_reg8[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_216),
        .Q(slv_reg8[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_215),
        .Q(slv_reg8[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_214),
        .Q(slv_reg8[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_213),
        .Q(slv_reg8[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_212),
        .Q(slv_reg8[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_211),
        .Q(slv_reg8[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_210),
        .Q(slv_reg8[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_209),
        .Q(slv_reg8[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_227),
        .Q(slv_reg8[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_208),
        .Q(slv_reg8[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_207),
        .Q(slv_reg8[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_206),
        .Q(slv_reg8[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[23]_i_1_n_0 ),
        .D(ram_n_205),
        .Q(slv_reg8[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_204),
        .Q(slv_reg8[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_203),
        .Q(slv_reg8[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_202),
        .Q(slv_reg8[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_201),
        .Q(slv_reg8[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_200),
        .Q(slv_reg8[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_199),
        .Q(slv_reg8[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_226),
        .Q(slv_reg8[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_198),
        .Q(slv_reg8[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[31]_i_1_n_0 ),
        .D(ram_n_197),
        .Q(slv_reg8[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_225),
        .Q(slv_reg8[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_224),
        .Q(slv_reg8[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_223),
        .Q(slv_reg8[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_222),
        .Q(slv_reg8[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[7]_i_1_n_0 ),
        .D(ram_n_221),
        .Q(slv_reg8[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_220),
        .Q(slv_reg8[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg8_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg8[15]_i_1_n_0 ),
        .D(ram_n_219),
        .Q(slv_reg8[9]),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg9[15]_i_1 
       (.I0(\slv_reg0[15]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[1]),
        .I5(p_0_in[0]),
        .O(\slv_reg9[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg9[23]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[2]),
        .I5(p_0_in[0]),
        .O(\slv_reg9[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg9[31]_i_1 
       (.I0(axi_bvalid_i_2_n_0),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[3]),
        .I5(p_0_in[0]),
        .O(\slv_reg9[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \slv_reg9[7]_i_1 
       (.I0(\slv_reg0[23]_i_2_n_0 ),
        .I1(p_0_in[1]),
        .I2(p_0_in[2]),
        .I3(p_0_in[3]),
        .I4(s00_axi_wstrb[0]),
        .I5(p_0_in[0]),
        .O(\slv_reg9[7]_i_1_n_0 ));
  FDRE \slv_reg9_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_132),
        .Q(slv_reg9[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_122),
        .Q(slv_reg9[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_121),
        .Q(slv_reg9[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_120),
        .Q(slv_reg9[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_119),
        .Q(slv_reg9[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_118),
        .Q(slv_reg9[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_117),
        .Q(slv_reg9[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_116),
        .Q(slv_reg9[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_115),
        .Q(slv_reg9[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_114),
        .Q(slv_reg9[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_113),
        .Q(slv_reg9[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_131),
        .Q(slv_reg9[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[20] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_112),
        .Q(slv_reg9[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[21] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_111),
        .Q(slv_reg9[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[22] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_110),
        .Q(slv_reg9[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[23] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[23]_i_1_n_0 ),
        .D(ram_n_109),
        .Q(slv_reg9[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[24] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_108),
        .Q(slv_reg9[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[25] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_107),
        .Q(slv_reg9[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[26] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_106),
        .Q(slv_reg9[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[27] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_105),
        .Q(slv_reg9[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[28] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_104),
        .Q(slv_reg9[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[29] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_103),
        .Q(slv_reg9[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_130),
        .Q(slv_reg9[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[30] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_102),
        .Q(slv_reg9[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[31] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[31]_i_1_n_0 ),
        .D(ram_n_101),
        .Q(slv_reg9[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_129),
        .Q(slv_reg9[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_128),
        .Q(slv_reg9[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_127),
        .Q(slv_reg9[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_126),
        .Q(slv_reg9[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[7]_i_1_n_0 ),
        .D(ram_n_125),
        .Q(slv_reg9[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_124),
        .Q(slv_reg9[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg9_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\slv_reg9[15]_i_1_n_0 ),
        .D(ram_n_123),
        .Q(slv_reg9[9]),
        .R(axi_awready_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t
   (DOADO,
    \slv_reg12_reg[31] ,
    \slv_reg12_reg[30] ,
    \slv_reg12_reg[29] ,
    \slv_reg12_reg[28] ,
    \slv_reg12_reg[27] ,
    \slv_reg12_reg[26] ,
    \slv_reg12_reg[25] ,
    \slv_reg12_reg[24] ,
    \slv_reg12_reg[24]_0 ,
    \slv_reg12_reg[25]_0 ,
    \slv_reg12_reg[26]_0 ,
    \slv_reg12_reg[27]_0 ,
    \slv_reg12_reg[28]_0 ,
    \slv_reg12_reg[29]_0 ,
    \slv_reg12_reg[30]_0 ,
    \slv_reg12_reg[31]_0 ,
    \slv_reg12_reg[31]_1 ,
    s00_axi_aclk,
    ADDRARDADDR,
    O,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    p_addr_curr1,
    \slv_reg1_reg[0] ,
    \slv_reg2_reg[4] ,
    p_addr_next1,
    mem_reg_3,
    \slv_reg2_reg[0] ,
    mem_reg_4,
    \slv_reg2_reg[0]_0 ,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_27,
    axi_wready_reg,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[17] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[19] ,
    \slv_reg4_reg[20] ,
    \slv_reg4_reg[21] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[23] );
  output [7:0]DOADO;
  output \slv_reg12_reg[31] ;
  output \slv_reg12_reg[30] ;
  output \slv_reg12_reg[29] ;
  output \slv_reg12_reg[28] ;
  output \slv_reg12_reg[27] ;
  output \slv_reg12_reg[26] ;
  output \slv_reg12_reg[25] ;
  output \slv_reg12_reg[24] ;
  output \slv_reg12_reg[24]_0 ;
  output \slv_reg12_reg[25]_0 ;
  output \slv_reg12_reg[26]_0 ;
  output \slv_reg12_reg[27]_0 ;
  output \slv_reg12_reg[28]_0 ;
  output \slv_reg12_reg[29]_0 ;
  output \slv_reg12_reg[30]_0 ;
  output \slv_reg12_reg[31]_0 ;
  output [7:0]\slv_reg12_reg[31]_1 ;
  input s00_axi_aclk;
  input [2:0]ADDRARDADDR;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input [3:0]p_addr_curr1;
  input \slv_reg1_reg[0] ;
  input [0:0]\slv_reg2_reg[4] ;
  input [0:0]p_addr_next1;
  input mem_reg_3;
  input \slv_reg2_reg[0] ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_27;
  input axi_wready_reg;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[17] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[19] ;
  input \slv_reg4_reg[20] ;
  input \slv_reg4_reg[21] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[23] ;

  wire [2:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_16__17_n_0;
  wire mem_reg_i_19__5_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[0]_25 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[0]_98 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg12_reg[24] ;
  wire \slv_reg12_reg[24]_0 ;
  wire \slv_reg12_reg[25] ;
  wire \slv_reg12_reg[25]_0 ;
  wire \slv_reg12_reg[26] ;
  wire \slv_reg12_reg[26]_0 ;
  wire \slv_reg12_reg[27] ;
  wire \slv_reg12_reg[27]_0 ;
  wire \slv_reg12_reg[28] ;
  wire \slv_reg12_reg[28]_0 ;
  wire \slv_reg12_reg[29] ;
  wire \slv_reg12_reg[29]_0 ;
  wire \slv_reg12_reg[30] ;
  wire \slv_reg12_reg[30]_0 ;
  wire \slv_reg12_reg[31] ;
  wire \slv_reg12_reg[31]_0 ;
  wire [7:0]\slv_reg12_reg[31]_1 ;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[17] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[19] ;
  wire \slv_reg4_reg[20] ;
  wire \slv_reg4_reg[21] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[23] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[0]_25 [6:4],ADDRARDADDR,\p_addr1[0]_25 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[0]_98 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({mem_reg_i_16__17_n_0,mem_reg_i_16__17_n_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_10__6
       (.I0(\slv_reg4_reg[21] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [5]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_11__7
       (.I0(\slv_reg4_reg[20] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [4]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_12__10
       (.I0(\slv_reg4_reg[19] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [3]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_13__10
       (.I0(\slv_reg4_reg[18] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [2]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_14__12
       (.I0(\slv_reg4_reg[17] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [1]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_15__16
       (.I0(\slv_reg4_reg[16] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [0]));
  LUT6 #(
    .INIT(64'h8880000000000002)) 
    mem_reg_i_16__17
       (.I0(\slv_reg1_reg[0] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\slv_reg2_reg[4] ),
        .I5(O[3]),
        .O(mem_reg_i_16__17_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_19__5
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .O(mem_reg_i_19__5_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_1__24
       (.I0(p_addr_next1),
        .I1(O[0]),
        .I2(mem_reg_i_19__5_n_0),
        .I3(p_addr_curr1[3]),
        .O(\p_addr1[0]_25 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__5
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[0]_25 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__25
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[0]_25 [4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    mem_reg_i_7
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[0]_25 [0]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_8__6
       (.I0(\slv_reg4_reg[23] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [7]));
  LUT6 #(
    .INIT(64'h8800880088008002)) 
    mem_reg_i_9__6
       (.I0(\slv_reg4_reg[22] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[0]_98 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg12_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg12_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg12_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg12_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg12_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg12_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg12_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg12_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(mem_reg_0[0]),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_2[0]),
        .O(\slv_reg12_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(mem_reg_0[1]),
        .I4(mem_reg_1[1]),
        .I5(mem_reg_2[1]),
        .O(\slv_reg12_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[2]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_1[2]),
        .I5(mem_reg_2[2]),
        .O(\slv_reg12_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[3]),
        .I3(mem_reg_0[3]),
        .I4(mem_reg_1[3]),
        .I5(mem_reg_2[3]),
        .O(\slv_reg12_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[4]),
        .I3(mem_reg_0[4]),
        .I4(mem_reg_1[4]),
        .I5(mem_reg_2[4]),
        .O(\slv_reg12_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[5]),
        .I3(mem_reg_0[5]),
        .I4(mem_reg_1[5]),
        .I5(mem_reg_2[5]),
        .O(\slv_reg12_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[6]),
        .I3(mem_reg_0[6]),
        .I4(mem_reg_1[6]),
        .I5(mem_reg_2[6]),
        .O(\slv_reg12_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_15 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[7]),
        .I3(mem_reg_0[7]),
        .I4(mem_reg_1[7]),
        .I5(mem_reg_2[7]),
        .O(\slv_reg12_reg[31] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[24]_i_3 
       (.I0(\slv_reg12_reg[24] ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_4),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_5),
        .O(\slv_reg12_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[25]_i_3 
       (.I0(\slv_reg12_reg[25] ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_7),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_8),
        .O(\slv_reg12_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[26]_i_3 
       (.I0(\slv_reg12_reg[26] ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_11),
        .O(\slv_reg12_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[27]_i_3 
       (.I0(\slv_reg12_reg[27] ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_14),
        .O(\slv_reg12_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[28]_i_3 
       (.I0(\slv_reg12_reg[28] ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_17),
        .O(\slv_reg12_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[29]_i_3 
       (.I0(\slv_reg12_reg[29] ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_20),
        .O(\slv_reg12_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[30]_i_3 
       (.I0(\slv_reg12_reg[30] ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_23),
        .O(\slv_reg12_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[31]_i_5 
       (.I0(\slv_reg12_reg[31] ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_26),
        .O(\slv_reg12_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_0
   (DOADO,
    \slv_reg10_reg[15] ,
    \slv_reg10_reg[14] ,
    \slv_reg10_reg[13] ,
    \slv_reg10_reg[12] ,
    \slv_reg10_reg[11] ,
    \slv_reg10_reg[10] ,
    \slv_reg10_reg[9] ,
    \slv_reg10_reg[8] ,
    \slv_reg10_reg[8]_0 ,
    \slv_reg10_reg[9]_0 ,
    \slv_reg10_reg[10]_0 ,
    \slv_reg10_reg[11]_0 ,
    \slv_reg10_reg[12]_0 ,
    \slv_reg10_reg[13]_0 ,
    \slv_reg10_reg[14]_0 ,
    \slv_reg10_reg[15]_0 ,
    D,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    ADDRARDADDR,
    O,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    \slv_reg2_reg[4] ,
    mem_reg_11,
    \slv_reg2_reg[0] ,
    mem_reg_12,
    \slv_reg2_reg[0]_0 ,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_35,
    axi_wready_reg,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    \slv_reg4_reg[0] ,
    Q,
    \slv_reg4_reg[3] ,
    \slv_reg4_reg[6] ,
    \slv_reg4_reg[7] );
  output [7:0]DOADO;
  output \slv_reg10_reg[15] ;
  output \slv_reg10_reg[14] ;
  output \slv_reg10_reg[13] ;
  output \slv_reg10_reg[12] ;
  output \slv_reg10_reg[11] ;
  output \slv_reg10_reg[10] ;
  output \slv_reg10_reg[9] ;
  output \slv_reg10_reg[8] ;
  output \slv_reg10_reg[8]_0 ;
  output \slv_reg10_reg[9]_0 ;
  output \slv_reg10_reg[10]_0 ;
  output \slv_reg10_reg[11]_0 ;
  output \slv_reg10_reg[12]_0 ;
  output \slv_reg10_reg[13]_0 ;
  output \slv_reg10_reg[14]_0 ;
  output \slv_reg10_reg[15]_0 ;
  output [7:0]D;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]O;
  input [7:0]mem_reg_8;
  input [7:0]mem_reg_9;
  input [7:0]mem_reg_10;
  input [2:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input [0:0]\slv_reg2_reg[4] ;
  input mem_reg_11;
  input \slv_reg2_reg[0] ;
  input mem_reg_12;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_35;
  input axi_wready_reg;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input \slv_reg4_reg[0] ;
  input [23:0]Q;
  input \slv_reg4_reg[3] ;
  input \slv_reg4_reg[6] ;
  input \slv_reg4_reg[7] ;

  wire [3:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire [23:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_i_14__23_n_0;
  wire mem_reg_i_25__8_n_0;
  wire mem_reg_i_26__8_n_0;
  wire mem_reg_i_27__8_n_0;
  wire mem_reg_i_28__8_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[10]_27 ;
  wire [2:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[10]_116 ;
  wire \p_wr_en1[10]_87 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg10_reg[10] ;
  wire \slv_reg10_reg[10]_0 ;
  wire \slv_reg10_reg[11] ;
  wire \slv_reg10_reg[11]_0 ;
  wire \slv_reg10_reg[12] ;
  wire \slv_reg10_reg[12]_0 ;
  wire \slv_reg10_reg[13] ;
  wire \slv_reg10_reg[13]_0 ;
  wire \slv_reg10_reg[14] ;
  wire \slv_reg10_reg[14]_0 ;
  wire \slv_reg10_reg[15] ;
  wire \slv_reg10_reg[15]_0 ;
  wire \slv_reg10_reg[8] ;
  wire \slv_reg10_reg[8]_0 ;
  wire \slv_reg10_reg[9] ;
  wire \slv_reg10_reg[9]_0 ;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[3] ;
  wire \slv_reg4_reg[6] ;
  wire \slv_reg4_reg[7] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[10]_27 [6:5],ADDRARDADDR,\p_addr1[10]_27 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[10]_116 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[10]_87 ,\p_wr_en1[10]_87 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_10__19
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_2),
        .O(\p_wr_data1[10]_116 [2]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_11__19
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_1),
        .O(\p_wr_data1[10]_116 [1]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_12__19
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_0),
        .O(\p_wr_data1[10]_116 [0]));
  LUT6 #(
    .INIT(64'h0000022220000000)) 
    mem_reg_i_13
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(O[3]),
        .O(\p_wr_en1[10]_87 ));
  LUT5 #(
    .INIT(32'hEEEAEAEA)) 
    mem_reg_i_14__23
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[0]),
        .I4(O[1]),
        .O(mem_reg_i_14__23_n_0));
  LUT6 #(
    .INIT(64'hA00044FFA0004400)) 
    mem_reg_i_17__6
       (.I0(O[1]),
        .I1(Q[11]),
        .I2(Q[23]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg4_reg[7] ),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hF00000000CAA0CAA)) 
    mem_reg_i_18__6
       (.I0(\slv_reg4_reg[6] ),
        .I1(Q[10]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(Q[22]),
        .I5(O[2]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hA000A00044FF4400)) 
    mem_reg_i_19__11
       (.I0(O[1]),
        .I1(Q[9]),
        .I2(Q[21]),
        .I3(O[0]),
        .I4(mem_reg_i_25__8_n_0),
        .I5(O[2]),
        .O(mem_reg_7));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_1__23
       (.I0(p_addr_next1),
        .I1(mem_reg_i_14__23_n_0),
        .I2(p_addr_curr1[2]),
        .O(\p_addr1[10]_27 [6]));
  LUT6 #(
    .INIT(64'hA00044FFA0004400)) 
    mem_reg_i_20__7
       (.I0(O[1]),
        .I1(Q[8]),
        .I2(Q[20]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_i_26__8_n_0),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hF00000000CAA0CAA)) 
    mem_reg_i_21__6
       (.I0(\slv_reg4_reg[3] ),
        .I1(Q[7]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(Q[19]),
        .I5(O[2]),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hA00044FFA0004400)) 
    mem_reg_i_22__6
       (.I0(O[1]),
        .I1(Q[6]),
        .I2(Q[18]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_i_27__8_n_0),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hA00044FFA0004400)) 
    mem_reg_i_23__6
       (.I0(O[1]),
        .I1(Q[5]),
        .I2(Q[17]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_i_28__8_n_0),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hF00000000CAA0CAA)) 
    mem_reg_i_24__5
       (.I0(\slv_reg4_reg[0] ),
        .I1(Q[4]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(Q[16]),
        .I5(O[2]),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_25__8
       (.I0(Q[3]),
        .I1(O[1]),
        .I2(Q[15]),
        .O(mem_reg_i_25__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_26__8
       (.I0(Q[2]),
        .I1(O[1]),
        .I2(Q[14]),
        .O(mem_reg_i_26__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_27__8
       (.I0(Q[1]),
        .I1(O[1]),
        .I2(Q[13]),
        .O(mem_reg_i_27__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_28__8
       (.I0(Q[0]),
        .I1(O[1]),
        .I2(Q[12]),
        .O(mem_reg_i_28__8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__6
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[10]_27 [5]));
  LUT6 #(
    .INIT(64'h000007FFFFFFF800)) 
    mem_reg_i_4__0
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[10]_27 [0]));
  LUT6 #(
    .INIT(64'h0202020202202020)) 
    mem_reg_i_5__7
       (.I0(mem_reg_6),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[2]),
        .O(\p_wr_data1[10]_116 [7]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_6__23
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_5),
        .O(\p_wr_data1[10]_116 [6]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_7__21
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_7),
        .O(\p_wr_data1[10]_116 [5]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_8__18
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_4),
        .O(\p_wr_data1[10]_116 [4]));
  LUT6 #(
    .INIT(64'h1111144400000000)) 
    mem_reg_i_9__17
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(mem_reg_3),
        .O(\p_wr_data1[10]_116 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg10_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg10_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_38),
        .I4(axi_wready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg10_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_39),
        .I4(axi_wready_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg10_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_40),
        .I4(axi_wready_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg10_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_41),
        .I4(axi_wready_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg10_reg[15]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_42),
        .I4(axi_wready_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg10_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg10_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[2]),
        .I3(mem_reg_8[2]),
        .I4(mem_reg_9[2]),
        .I5(mem_reg_10[2]),
        .O(\slv_reg10_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[3]),
        .I3(mem_reg_8[3]),
        .I4(mem_reg_9[3]),
        .I5(mem_reg_10[3]),
        .O(\slv_reg10_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[4]),
        .I3(mem_reg_8[4]),
        .I4(mem_reg_9[4]),
        .I5(mem_reg_10[4]),
        .O(\slv_reg10_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[5]),
        .I3(mem_reg_8[5]),
        .I4(mem_reg_9[5]),
        .I5(mem_reg_10[5]),
        .O(\slv_reg10_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[6]),
        .I3(mem_reg_8[6]),
        .I4(mem_reg_9[6]),
        .I5(mem_reg_10[6]),
        .O(\slv_reg10_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_13 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[7]),
        .I3(mem_reg_8[7]),
        .I4(mem_reg_9[7]),
        .I5(mem_reg_10[7]),
        .O(\slv_reg10_reg[15] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(mem_reg_8[0]),
        .I4(mem_reg_9[0]),
        .I5(mem_reg_10[0]),
        .O(\slv_reg10_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(mem_reg_8[1]),
        .I4(mem_reg_9[1]),
        .I5(mem_reg_10[1]),
        .O(\slv_reg10_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[10]_i_3 
       (.I0(\slv_reg10_reg[10] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_19),
        .O(\slv_reg10_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[11]_i_3 
       (.I0(\slv_reg10_reg[11] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_22),
        .O(\slv_reg10_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[12]_i_3 
       (.I0(\slv_reg10_reg[12] ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_25),
        .O(\slv_reg10_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[13]_i_3 
       (.I0(\slv_reg10_reg[13] ),
        .I1(mem_reg_26),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_27),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_28),
        .O(\slv_reg10_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[14]_i_3 
       (.I0(\slv_reg10_reg[14] ),
        .I1(mem_reg_29),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_30),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_31),
        .O(\slv_reg10_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[15]_i_5 
       (.I0(\slv_reg10_reg[15] ),
        .I1(mem_reg_32),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_33),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_34),
        .O(\slv_reg10_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[8]_i_3 
       (.I0(\slv_reg10_reg[8] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_13),
        .O(\slv_reg10_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[9]_i_3 
       (.I0(\slv_reg10_reg[9] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_16),
        .O(\slv_reg10_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_1
   (\slv_reg10_reg[7] ,
    ADDRARDADDR,
    \slv_reg10_reg[0] ,
    \slv_reg10_reg[0]_0 ,
    \slv_reg10_reg[1] ,
    \slv_reg10_reg[1]_0 ,
    \slv_reg10_reg[2] ,
    \slv_reg10_reg[2]_0 ,
    \slv_reg10_reg[3] ,
    \slv_reg10_reg[3]_0 ,
    \slv_reg10_reg[4] ,
    \slv_reg10_reg[4]_0 ,
    \slv_reg10_reg[5] ,
    \slv_reg10_reg[5]_0 ,
    \slv_reg10_reg[6] ,
    \slv_reg10_reg[6]_0 ,
    \slv_reg10_reg[7]_0 ,
    \slv_reg10_reg[7]_1 ,
    D,
    s00_axi_aclk,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    DOADO,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0] ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    Q);
  output [7:0]\slv_reg10_reg[7] ;
  output [0:0]ADDRARDADDR;
  output \slv_reg10_reg[0] ;
  output \slv_reg10_reg[0]_0 ;
  output \slv_reg10_reg[1] ;
  output \slv_reg10_reg[1]_0 ;
  output \slv_reg10_reg[2] ;
  output \slv_reg10_reg[2]_0 ;
  output \slv_reg10_reg[3] ;
  output \slv_reg10_reg[3]_0 ;
  output \slv_reg10_reg[4] ;
  output \slv_reg10_reg[4]_0 ;
  output \slv_reg10_reg[5] ;
  output \slv_reg10_reg[5]_0 ;
  output \slv_reg10_reg[6] ;
  output \slv_reg10_reg[6]_0 ;
  output \slv_reg10_reg[7]_0 ;
  output \slv_reg10_reg[7]_1 ;
  output [7:0]D;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input [3:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [7:0]DOADO;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0] ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [31:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [7:0]D;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_15__20_n_0;
  wire mem_reg_i_16__7_n_0;
  wire mem_reg_i_17__9_n_0;
  wire mem_reg_i_18__9_n_0;
  wire mem_reg_i_19__8_n_0;
  wire mem_reg_i_20__10_n_0;
  wire mem_reg_i_21__9_n_0;
  wire mem_reg_i_22__9_n_0;
  wire mem_reg_i_23__9_n_0;
  wire mem_reg_i_24__8_n_0;
  wire mem_reg_i_25__7_n_0;
  wire mem_reg_i_26__7_n_0;
  wire mem_reg_i_27__7_n_0;
  wire mem_reg_i_28__7_n_0;
  wire mem_reg_i_29__6_n_0;
  wire mem_reg_i_30__5_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[11]_19 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[11]_118 ;
  wire \p_wr_en1[11]_67 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg10_reg[0] ;
  wire \slv_reg10_reg[0]_0 ;
  wire \slv_reg10_reg[1] ;
  wire \slv_reg10_reg[1]_0 ;
  wire \slv_reg10_reg[2] ;
  wire \slv_reg10_reg[2]_0 ;
  wire \slv_reg10_reg[3] ;
  wire \slv_reg10_reg[3]_0 ;
  wire \slv_reg10_reg[4] ;
  wire \slv_reg10_reg[4]_0 ;
  wire \slv_reg10_reg[5] ;
  wire \slv_reg10_reg[5]_0 ;
  wire \slv_reg10_reg[6] ;
  wire \slv_reg10_reg[6]_0 ;
  wire [7:0]\slv_reg10_reg[7] ;
  wire \slv_reg10_reg[7]_0 ;
  wire \slv_reg10_reg[7]_1 ;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[11]_19 [6:3],ADDRARDADDR,p_addr_curr1[1],\p_addr1[11]_19 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[11]_118 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg10_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[11]_67 ,\p_wr_en1[11]_67 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 mem_reg_i_10__23
       (.I0(mem_reg_i_23__9_n_0),
        .I1(mem_reg_i_24__8_n_0),
        .O(\p_wr_data1[11]_118 [3]),
        .S(O[0]));
  MUXF7 mem_reg_i_11__23
       (.I0(mem_reg_i_25__7_n_0),
        .I1(mem_reg_i_26__7_n_0),
        .O(\p_wr_data1[11]_118 [2]),
        .S(O[0]));
  MUXF7 mem_reg_i_12__23
       (.I0(mem_reg_i_27__7_n_0),
        .I1(mem_reg_i_28__7_n_0),
        .O(\p_wr_data1[11]_118 [1]),
        .S(O[0]));
  MUXF7 mem_reg_i_13__24
       (.I0(mem_reg_i_29__6_n_0),
        .I1(mem_reg_i_30__5_n_0),
        .O(\p_wr_data1[11]_118 [0]),
        .S(O[0]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_14__1
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[2]),
        .O(\p_wr_en1[11]_67 ));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_15__20
       (.I0(Q[31]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[15]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_15__20_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_16__7
       (.I0(Q[7]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[23]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_16__7_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_17__9
       (.I0(Q[30]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[14]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_17__9_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_18__9
       (.I0(Q[6]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[22]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_18__9_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_19__8
       (.I0(Q[29]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[13]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_19__8_n_0));
  LUT5 #(
    .INIT(32'hABBBA888)) 
    mem_reg_i_1__0
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[2]),
        .I4(p_addr_curr1[6]),
        .O(\p_addr1[11]_19 [6]));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_20__10
       (.I0(Q[5]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[21]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_20__10_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_21__9
       (.I0(Q[28]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[12]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_21__9_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_22__9
       (.I0(Q[4]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[20]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_22__9_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_23__9
       (.I0(Q[27]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[11]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_23__9_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_24__8
       (.I0(Q[3]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[19]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_24__8_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_25__7
       (.I0(Q[26]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[10]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_25__7_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_26__7
       (.I0(Q[2]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[18]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_26__7_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_27__7
       (.I0(Q[25]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[9]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_27__7_n_0));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_28__7
       (.I0(Q[1]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[17]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_28__7_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_29__6
       (.I0(Q[24]),
        .I1(\slv_reg2_reg[4] ),
        .I2(Q[8]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(O[1]),
        .O(mem_reg_i_29__6_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__29
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[11]_19 [5]));
  LUT6 #(
    .INIT(64'h0000000023002000)) 
    mem_reg_i_30__5
       (.I0(Q[0]),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(Q[16]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_30__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__5
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[11]_19 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__8
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[11]_19 [3]));
  LUT4 #(
    .INIT(16'h07F8)) 
    mem_reg_i_5
       (.I0(O[2]),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(p_addr_curr1[0]),
        .O(\p_addr1[11]_19 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__2
       (.I0(p_addr_curr1[2]),
        .O(ADDRARDADDR));
  MUXF7 mem_reg_i_6__26
       (.I0(mem_reg_i_15__20_n_0),
        .I1(mem_reg_i_16__7_n_0),
        .O(\p_wr_data1[11]_118 [7]),
        .S(O[0]));
  MUXF7 mem_reg_i_7__23
       (.I0(mem_reg_i_17__9_n_0),
        .I1(mem_reg_i_18__9_n_0),
        .O(\p_wr_data1[11]_118 [6]),
        .S(O[0]));
  MUXF7 mem_reg_i_8__22
       (.I0(mem_reg_i_19__8_n_0),
        .I1(mem_reg_i_20__10_n_0),
        .O(\p_wr_data1[11]_118 [5]),
        .S(O[0]));
  MUXF7 mem_reg_i_9__21
       (.I0(mem_reg_i_21__9_n_0),
        .I1(mem_reg_i_22__9_n_0),
        .O(\p_wr_data1[11]_118 [4]),
        .S(O[0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg10_reg[0] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg10_reg[1] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg10_reg[2] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg10_reg[3] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg10_reg[4] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg10_reg[5] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg10_reg[6] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg10_reg[7]_0 ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_9 
       (.I0(\slv_reg10_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(O[1]),
        .I3(mem_reg_24[0]),
        .I4(O[0]),
        .I5(mem_reg_25[0]),
        .O(\slv_reg10_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_9 
       (.I0(\slv_reg10_reg[7] [1]),
        .I1(DOADO[1]),
        .I2(O[1]),
        .I3(mem_reg_24[1]),
        .I4(O[0]),
        .I5(mem_reg_25[1]),
        .O(\slv_reg10_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_9 
       (.I0(\slv_reg10_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(O[1]),
        .I3(mem_reg_24[2]),
        .I4(O[0]),
        .I5(mem_reg_25[2]),
        .O(\slv_reg10_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_9 
       (.I0(\slv_reg10_reg[7] [3]),
        .I1(DOADO[3]),
        .I2(O[1]),
        .I3(mem_reg_24[3]),
        .I4(O[0]),
        .I5(mem_reg_25[3]),
        .O(\slv_reg10_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_9 
       (.I0(\slv_reg10_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(O[1]),
        .I3(mem_reg_24[4]),
        .I4(O[0]),
        .I5(mem_reg_25[4]),
        .O(\slv_reg10_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_9 
       (.I0(\slv_reg10_reg[7] [5]),
        .I1(DOADO[5]),
        .I2(O[1]),
        .I3(mem_reg_24[5]),
        .I4(O[0]),
        .I5(mem_reg_25[5]),
        .O(\slv_reg10_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_9 
       (.I0(\slv_reg10_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(mem_reg_24[6]),
        .I4(O[0]),
        .I5(mem_reg_25[6]),
        .O(\slv_reg10_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_10 
       (.I0(\slv_reg10_reg[7] [7]),
        .I1(DOADO[7]),
        .I2(O[1]),
        .I3(mem_reg_24[7]),
        .I4(O[0]),
        .I5(mem_reg_25[7]),
        .O(\slv_reg10_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[0]_i_3 
       (.I0(\slv_reg10_reg[0]_0 ),
        .I1(mem_reg_0),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_1),
        .I5(mem_reg_2),
        .O(\slv_reg10_reg[0] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[1]_i_3 
       (.I0(\slv_reg10_reg[1]_0 ),
        .I1(mem_reg_3),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_4),
        .I5(mem_reg_5),
        .O(\slv_reg10_reg[1] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[2]_i_3 
       (.I0(\slv_reg10_reg[2]_0 ),
        .I1(mem_reg_6),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_7),
        .I5(mem_reg_8),
        .O(\slv_reg10_reg[2] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[3]_i_3 
       (.I0(\slv_reg10_reg[3]_0 ),
        .I1(mem_reg_9),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_10),
        .I5(mem_reg_11),
        .O(\slv_reg10_reg[3] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[4]_i_3 
       (.I0(\slv_reg10_reg[4]_0 ),
        .I1(mem_reg_12),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_13),
        .I5(mem_reg_14),
        .O(\slv_reg10_reg[4] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[5]_i_3 
       (.I0(\slv_reg10_reg[5]_0 ),
        .I1(mem_reg_15),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_16),
        .I5(mem_reg_17),
        .O(\slv_reg10_reg[5] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[6]_i_3 
       (.I0(\slv_reg10_reg[6]_0 ),
        .I1(mem_reg_18),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_19),
        .I5(mem_reg_20),
        .O(\slv_reg10_reg[6] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[7]_i_5 
       (.I0(\slv_reg10_reg[7]_1 ),
        .I1(mem_reg_21),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_22),
        .I5(mem_reg_23),
        .O(\slv_reg10_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_10
   (\slv_reg12_reg[7] ,
    \slv_reg12_reg[16] ,
    \slv_reg12_reg[16]_0 ,
    \slv_reg12_reg[17] ,
    \slv_reg12_reg[17]_0 ,
    \slv_reg12_reg[18] ,
    \slv_reg12_reg[18]_0 ,
    \slv_reg12_reg[19] ,
    \slv_reg12_reg[19]_0 ,
    \slv_reg12_reg[20] ,
    \slv_reg12_reg[20]_0 ,
    \slv_reg12_reg[21] ,
    \slv_reg12_reg[21]_0 ,
    \slv_reg12_reg[22] ,
    \slv_reg12_reg[22]_0 ,
    \slv_reg12_reg[23] ,
    \slv_reg12_reg[23]_0 ,
    s00_axi_aclk,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    DOADO,
    mem_reg_8,
    mem_reg_9,
    Q);
  output [7:0]\slv_reg12_reg[7] ;
  output \slv_reg12_reg[16] ;
  output \slv_reg12_reg[16]_0 ;
  output \slv_reg12_reg[17] ;
  output \slv_reg12_reg[17]_0 ;
  output \slv_reg12_reg[18] ;
  output \slv_reg12_reg[18]_0 ;
  output \slv_reg12_reg[19] ;
  output \slv_reg12_reg[19]_0 ;
  output \slv_reg12_reg[20] ;
  output \slv_reg12_reg[20]_0 ;
  output \slv_reg12_reg[21] ;
  output \slv_reg12_reg[21]_0 ;
  output \slv_reg12_reg[22] ;
  output \slv_reg12_reg[22]_0 ;
  output \slv_reg12_reg[23] ;
  output \slv_reg12_reg[23]_0 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input [3:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input [7:0]DOADO;
  input [7:0]mem_reg_8;
  input [7:0]mem_reg_9;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire [31:0]Q;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_i_16__2_n_0;
  wire mem_reg_i_17__4_n_0;
  wire mem_reg_i_18__4_n_0;
  wire mem_reg_i_19__3_n_0;
  wire mem_reg_i_20__5_n_0;
  wire mem_reg_i_21__4_n_0;
  wire mem_reg_i_22__4_n_0;
  wire mem_reg_i_23__4_n_0;
  wire mem_reg_i_24__3_n_0;
  wire mem_reg_i_25__3_n_0;
  wire mem_reg_i_26__3_n_0;
  wire mem_reg_i_27__3_n_0;
  wire mem_reg_i_28__3_n_0;
  wire mem_reg_i_29__2_n_0;
  wire mem_reg_i_30__1_n_0;
  wire mem_reg_i_31__1_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[1]_14 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[1]_107 ;
  wire \p_wr_en1[1]_77 ;
  wire s00_axi_aclk;
  wire \slv_reg12_reg[16] ;
  wire \slv_reg12_reg[16]_0 ;
  wire \slv_reg12_reg[17] ;
  wire \slv_reg12_reg[17]_0 ;
  wire \slv_reg12_reg[18] ;
  wire \slv_reg12_reg[18]_0 ;
  wire \slv_reg12_reg[19] ;
  wire \slv_reg12_reg[19]_0 ;
  wire \slv_reg12_reg[20] ;
  wire \slv_reg12_reg[20]_0 ;
  wire \slv_reg12_reg[21] ;
  wire \slv_reg12_reg[21]_0 ;
  wire \slv_reg12_reg[22] ;
  wire \slv_reg12_reg[22]_0 ;
  wire \slv_reg12_reg[23] ;
  wire \slv_reg12_reg[23]_0 ;
  wire [7:0]\slv_reg12_reg[7] ;
  wire \slv_reg1_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[1]_14 [6:2],p_addr_curr1[1],\p_addr1[1]_14 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[1]_107 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg12_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[1]_77 ,\p_wr_en1[1]_77 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 mem_reg_i_10__13
       (.I0(mem_reg_i_22__4_n_0),
        .I1(mem_reg_i_23__4_n_0),
        .O(\p_wr_data1[1]_107 [4]),
        .S(O[0]));
  MUXF7 mem_reg_i_11__13
       (.I0(mem_reg_i_24__3_n_0),
        .I1(mem_reg_i_25__3_n_0),
        .O(\p_wr_data1[1]_107 [3]),
        .S(O[0]));
  MUXF7 mem_reg_i_12__15
       (.I0(mem_reg_i_26__3_n_0),
        .I1(mem_reg_i_27__3_n_0),
        .O(\p_wr_data1[1]_107 [2]),
        .S(O[0]));
  MUXF7 mem_reg_i_13__16
       (.I0(mem_reg_i_28__3_n_0),
        .I1(mem_reg_i_29__2_n_0),
        .O(\p_wr_data1[1]_107 [1]),
        .S(O[0]));
  MUXF7 mem_reg_i_14__18
       (.I0(mem_reg_i_30__1_n_0),
        .I1(mem_reg_i_31__1_n_0),
        .O(\p_wr_data1[1]_107 [0]),
        .S(O[0]));
  LUT5 #(
    .INIT(32'h80000002)) 
    mem_reg_i_15__4
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .O(\p_wr_en1[1]_77 ));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_16__2
       (.I0(Q[31]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[15]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_16__2_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_17__4
       (.I0(Q[23]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[7]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_17__4_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_18__4
       (.I0(Q[30]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[14]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_18__4_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_19__3
       (.I0(Q[22]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[6]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_19__3_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    mem_reg_i_1__21
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[2]),
        .I4(O[1]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[1]_14 [6]));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_20__5
       (.I0(Q[29]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[13]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_20__5_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_21__4
       (.I0(Q[21]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[5]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_21__4_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_22__4
       (.I0(Q[28]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[12]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_22__4_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_23__4
       (.I0(Q[20]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[4]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_23__4_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_24__3
       (.I0(Q[27]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[11]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_24__3_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_25__3
       (.I0(Q[19]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_25__3_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_26__3
       (.I0(Q[26]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[10]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_26__3_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_27__3
       (.I0(Q[18]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_27__3_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_28__3
       (.I0(Q[25]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[9]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_28__3_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_29__2
       (.I0(Q[17]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[1]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_29__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__8
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[1]_14 [5]));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_30__1
       (.I0(Q[24]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[8]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_30__1_n_0));
  LUT6 #(
    .INIT(64'h8000800000030000)) 
    mem_reg_i_31__1
       (.I0(Q[16]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(Q[0]),
        .I5(\slv_reg2_reg[4] ),
        .O(mem_reg_i_31__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__23
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[1]_14 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__25
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[1]_14 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__26
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[1]_14 [2]));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    mem_reg_i_6__7
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[1]_14 [0]));
  MUXF7 mem_reg_i_7__12
       (.I0(mem_reg_i_16__2_n_0),
        .I1(mem_reg_i_17__4_n_0),
        .O(\p_wr_data1[1]_107 [7]),
        .S(O[0]));
  MUXF7 mem_reg_i_8__12
       (.I0(mem_reg_i_18__4_n_0),
        .I1(mem_reg_i_19__3_n_0),
        .O(\p_wr_data1[1]_107 [6]),
        .S(O[0]));
  MUXF7 mem_reg_i_9__11
       (.I0(mem_reg_i_20__5_n_0),
        .I1(mem_reg_i_21__4_n_0),
        .O(\p_wr_data1[1]_107 [5]),
        .S(O[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_13 
       (.I0(\slv_reg12_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(O[1]),
        .I3(mem_reg_8[0]),
        .I4(O[0]),
        .I5(mem_reg_9[0]),
        .O(\slv_reg12_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_13 
       (.I0(\slv_reg12_reg[7] [1]),
        .I1(DOADO[1]),
        .I2(O[1]),
        .I3(mem_reg_8[1]),
        .I4(O[0]),
        .I5(mem_reg_9[1]),
        .O(\slv_reg12_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_13 
       (.I0(\slv_reg12_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(O[1]),
        .I3(mem_reg_8[2]),
        .I4(O[0]),
        .I5(mem_reg_9[2]),
        .O(\slv_reg12_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_13 
       (.I0(\slv_reg12_reg[7] [3]),
        .I1(DOADO[3]),
        .I2(O[1]),
        .I3(mem_reg_8[3]),
        .I4(O[0]),
        .I5(mem_reg_9[3]),
        .O(\slv_reg12_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_13 
       (.I0(\slv_reg12_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(O[1]),
        .I3(mem_reg_8[4]),
        .I4(O[0]),
        .I5(mem_reg_9[4]),
        .O(\slv_reg12_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_13 
       (.I0(\slv_reg12_reg[7] [5]),
        .I1(DOADO[5]),
        .I2(O[1]),
        .I3(mem_reg_8[5]),
        .I4(O[0]),
        .I5(mem_reg_9[5]),
        .O(\slv_reg12_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_13 
       (.I0(\slv_reg12_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(mem_reg_8[6]),
        .I4(O[0]),
        .I5(mem_reg_9[6]),
        .O(\slv_reg12_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_15 
       (.I0(\slv_reg12_reg[7] [7]),
        .I1(DOADO[7]),
        .I2(O[1]),
        .I3(mem_reg_8[7]),
        .I4(O[0]),
        .I5(mem_reg_9[7]),
        .O(\slv_reg12_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[16]_i_5 
       (.I0(\slv_reg12_reg[16]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_0),
        .O(\slv_reg12_reg[16] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[17]_i_5 
       (.I0(\slv_reg12_reg[17]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_1),
        .O(\slv_reg12_reg[17] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[18]_i_5 
       (.I0(\slv_reg12_reg[18]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_2),
        .O(\slv_reg12_reg[18] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[19]_i_5 
       (.I0(\slv_reg12_reg[19]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_3),
        .O(\slv_reg12_reg[19] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[20]_i_5 
       (.I0(\slv_reg12_reg[20]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_4),
        .O(\slv_reg12_reg[20] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[21]_i_5 
       (.I0(\slv_reg12_reg[21]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_5),
        .O(\slv_reg12_reg[21] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[22]_i_5 
       (.I0(\slv_reg12_reg[22]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_6),
        .O(\slv_reg12_reg[22] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[23]_i_7 
       (.I0(\slv_reg12_reg[23]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_7),
        .O(\slv_reg12_reg[23] ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_11
   (DOADO,
    \slv_reg7_reg[31] ,
    \slv_reg7_reg[30] ,
    \slv_reg7_reg[29] ,
    \slv_reg7_reg[28] ,
    \slv_reg7_reg[27] ,
    \slv_reg7_reg[26] ,
    \slv_reg7_reg[25] ,
    \slv_reg7_reg[24] ,
    mem_reg_0,
    \slv_reg7_reg[24]_0 ,
    \slv_reg7_reg[25]_0 ,
    \slv_reg7_reg[26]_0 ,
    \slv_reg7_reg[27]_0 ,
    \slv_reg7_reg[28]_0 ,
    \slv_reg7_reg[29]_0 ,
    \slv_reg7_reg[30]_0 ,
    \slv_reg7_reg[31]_0 ,
    \slv_reg7_reg[31]_1 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_4,
    \slv_reg2_reg[0] ,
    mem_reg_5,
    \slv_reg2_reg[0]_0 ,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_28,
    axi_wready_reg,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    axi_wready_reg_0,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[25] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[27] ,
    \slv_reg4_reg[28] ,
    \slv_reg4_reg[29] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[31] );
  output [7:0]DOADO;
  output \slv_reg7_reg[31] ;
  output \slv_reg7_reg[30] ;
  output \slv_reg7_reg[29] ;
  output \slv_reg7_reg[28] ;
  output \slv_reg7_reg[27] ;
  output \slv_reg7_reg[26] ;
  output \slv_reg7_reg[25] ;
  output \slv_reg7_reg[24] ;
  output mem_reg_0;
  output \slv_reg7_reg[24]_0 ;
  output \slv_reg7_reg[25]_0 ;
  output \slv_reg7_reg[26]_0 ;
  output \slv_reg7_reg[27]_0 ;
  output \slv_reg7_reg[28]_0 ;
  output \slv_reg7_reg[29]_0 ;
  output \slv_reg7_reg[30]_0 ;
  output \slv_reg7_reg[31]_0 ;
  output [7:0]\slv_reg7_reg[31]_1 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input [7:0]mem_reg_3;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_4;
  input \slv_reg2_reg[0] ;
  input mem_reg_5;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_28;
  input axi_wready_reg;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input axi_wready_reg_0;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[25] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[27] ;
  input \slv_reg4_reg[28] ;
  input \slv_reg4_reg[29] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[31] ;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire axi_wready_reg_0;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire [7:0]mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[20]_5 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[20]_96 ;
  wire \p_wr_en1[20]_83 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[25] ;
  wire \slv_reg4_reg[27] ;
  wire \slv_reg4_reg[28] ;
  wire \slv_reg4_reg[29] ;
  wire \slv_reg4_reg[31] ;
  wire \slv_reg7_reg[24] ;
  wire \slv_reg7_reg[24]_0 ;
  wire \slv_reg7_reg[25] ;
  wire \slv_reg7_reg[25]_0 ;
  wire \slv_reg7_reg[26] ;
  wire \slv_reg7_reg[26]_0 ;
  wire \slv_reg7_reg[27] ;
  wire \slv_reg7_reg[27]_0 ;
  wire \slv_reg7_reg[28] ;
  wire \slv_reg7_reg[28]_0 ;
  wire \slv_reg7_reg[29] ;
  wire \slv_reg7_reg[29]_0 ;
  wire \slv_reg7_reg[30] ;
  wire \slv_reg7_reg[30]_0 ;
  wire \slv_reg7_reg[31] ;
  wire \slv_reg7_reg[31]_0 ;
  wire [7:0]\slv_reg7_reg[31]_1 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[20]_5 [6:2],p_addr_curr1[1],\p_addr1[20]_5 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[20]_96 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[20]_83 ,\p_wr_en1[20]_83 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_10__1
       (.I0(\slv_reg4_reg[28] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [4]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_11__2
       (.I0(\slv_reg4_reg[27] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [3]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_12__5
       (.I0(\slv_reg4_reg[18] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [2]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_13__5
       (.I0(\slv_reg4_reg[25] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [1]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_14__7
       (.I0(\slv_reg4_reg[16] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [0]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_15__10
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[20]_83 ));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_16__16
       (.I0(O[1]),
        .I1(O[0]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hBBFFBBBF88008880)) 
    mem_reg_i_1__11
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(mem_reg_0),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[20]_5 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__18
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[20]_5 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__14
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[20]_5 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__16
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[20]_5 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__17
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[20]_5 [2]));
  LUT6 #(
    .INIT(64'h010FFFFFFEF00000)) 
    mem_reg_i_6__5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[20]_5 [0]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_7__2
       (.I0(\slv_reg4_reg[31] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [7]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_8__1
       (.I0(\slv_reg4_reg[22] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [6]));
  LUT6 #(
    .INIT(64'h0000222800000000)) 
    mem_reg_i_9__1
       (.I0(\slv_reg4_reg[29] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[20]_96 [5]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(mem_reg_1[0]),
        .I4(mem_reg_2[0]),
        .I5(mem_reg_3[0]),
        .O(\slv_reg7_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(mem_reg_1[1]),
        .I4(mem_reg_2[1]),
        .I5(mem_reg_3[1]),
        .O(\slv_reg7_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[2]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[2]),
        .I5(mem_reg_3[2]),
        .O(\slv_reg7_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[3]),
        .I3(mem_reg_1[3]),
        .I4(mem_reg_2[3]),
        .I5(mem_reg_3[3]),
        .O(\slv_reg7_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[4]),
        .I3(mem_reg_1[4]),
        .I4(mem_reg_2[4]),
        .I5(mem_reg_3[4]),
        .O(\slv_reg7_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[5]),
        .I3(mem_reg_1[5]),
        .I4(mem_reg_2[5]),
        .I5(mem_reg_3[5]),
        .O(\slv_reg7_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[6]),
        .I3(mem_reg_1[6]),
        .I4(mem_reg_2[6]),
        .I5(mem_reg_3[6]),
        .O(\slv_reg7_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[7]),
        .I3(mem_reg_1[7]),
        .I4(mem_reg_2[7]),
        .I5(mem_reg_3[7]),
        .O(\slv_reg7_reg[31] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg7_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[24]_i_2 
       (.I0(\slv_reg7_reg[24] ),
        .I1(mem_reg_4),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_5),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_6),
        .O(\slv_reg7_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg7_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[25]_i_2 
       (.I0(\slv_reg7_reg[25] ),
        .I1(mem_reg_7),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_9),
        .O(\slv_reg7_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg7_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[26]_i_2 
       (.I0(\slv_reg7_reg[26] ),
        .I1(mem_reg_10),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_11),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_12),
        .O(\slv_reg7_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg7_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg_0),
        .O(\slv_reg7_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[27]_i_2 
       (.I0(\slv_reg7_reg[27] ),
        .I1(mem_reg_13),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_15),
        .O(\slv_reg7_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg7_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg_0),
        .O(\slv_reg7_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[28]_i_2 
       (.I0(\slv_reg7_reg[28] ),
        .I1(mem_reg_16),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_17),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_18),
        .O(\slv_reg7_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg7_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg_0),
        .O(\slv_reg7_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[29]_i_2 
       (.I0(\slv_reg7_reg[29] ),
        .I1(mem_reg_19),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_21),
        .O(\slv_reg7_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg7_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg_0),
        .O(\slv_reg7_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[30]_i_2 
       (.I0(\slv_reg7_reg[30] ),
        .I1(mem_reg_22),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_23),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_24),
        .O(\slv_reg7_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg7_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg_0),
        .O(\slv_reg7_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[31]_i_3 
       (.I0(\slv_reg7_reg[31] ),
        .I1(mem_reg_25),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_26),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_27),
        .O(\slv_reg7_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_12
   (\slv_reg7_reg[7] ,
    \slv_reg7_reg[16] ,
    \slv_reg7_reg[16]_0 ,
    \slv_reg7_reg[17] ,
    \slv_reg7_reg[17]_0 ,
    \slv_reg7_reg[18] ,
    \slv_reg7_reg[18]_0 ,
    \slv_reg7_reg[19] ,
    \slv_reg7_reg[19]_0 ,
    \slv_reg7_reg[20] ,
    \slv_reg7_reg[20]_0 ,
    \slv_reg7_reg[21] ,
    \slv_reg7_reg[21]_0 ,
    \slv_reg7_reg[22] ,
    \slv_reg7_reg[22]_0 ,
    \slv_reg7_reg[23] ,
    \slv_reg7_reg[23]_0 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    DOADO,
    mem_reg_16,
    mem_reg_17,
    Q);
  output [7:0]\slv_reg7_reg[7] ;
  output \slv_reg7_reg[16] ;
  output \slv_reg7_reg[16]_0 ;
  output \slv_reg7_reg[17] ;
  output \slv_reg7_reg[17]_0 ;
  output \slv_reg7_reg[18] ;
  output \slv_reg7_reg[18]_0 ;
  output \slv_reg7_reg[19] ;
  output \slv_reg7_reg[19]_0 ;
  output \slv_reg7_reg[20] ;
  output \slv_reg7_reg[20]_0 ;
  output \slv_reg7_reg[21] ;
  output \slv_reg7_reg[21]_0 ;
  output \slv_reg7_reg[22] ;
  output \slv_reg7_reg[22]_0 ;
  output \slv_reg7_reg[23] ;
  output \slv_reg7_reg[23]_0 ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input [3:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input [7:0]DOADO;
  input [7:0]mem_reg_16;
  input [7:0]mem_reg_17;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire [31:0]Q;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire [7:0]mem_reg_16;
  wire [7:0]mem_reg_17;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_24__9_n_0;
  wire mem_reg_i_25__10_n_0;
  wire mem_reg_i_26__9_n_0;
  wire mem_reg_i_27__9_n_0;
  wire mem_reg_i_28__9_n_0;
  wire mem_reg_i_29__7_n_0;
  wire mem_reg_i_30__6_n_0;
  wire mem_reg_i_31__3_n_0;
  wire mem_reg_i_32__2_n_0;
  wire mem_reg_i_33__1_n_0;
  wire mem_reg_i_34__1_n_0;
  wire mem_reg_i_35__1_n_0;
  wire mem_reg_i_36__1_n_0;
  wire mem_reg_i_37__1_n_0;
  wire mem_reg_i_38__1_n_0;
  wire mem_reg_i_39__0_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[21]_8 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[21]_104 ;
  wire \p_wr_en1[21]_79 ;
  wire s00_axi_aclk;
  wire \slv_reg1_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg7_reg[16] ;
  wire \slv_reg7_reg[16]_0 ;
  wire \slv_reg7_reg[17] ;
  wire \slv_reg7_reg[17]_0 ;
  wire \slv_reg7_reg[18] ;
  wire \slv_reg7_reg[18]_0 ;
  wire \slv_reg7_reg[19] ;
  wire \slv_reg7_reg[19]_0 ;
  wire \slv_reg7_reg[20] ;
  wire \slv_reg7_reg[20]_0 ;
  wire \slv_reg7_reg[21] ;
  wire \slv_reg7_reg[21]_0 ;
  wire \slv_reg7_reg[22] ;
  wire \slv_reg7_reg[22]_0 ;
  wire \slv_reg7_reg[23] ;
  wire \slv_reg7_reg[23]_0 ;
  wire [7:0]\slv_reg7_reg[7] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[21]_8 [6:2],p_addr_curr1[1],\p_addr1[21]_8 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[21]_104 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg7_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[21]_79 ,\p_wr_en1[21]_79 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_10__9
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_3),
        .O(\p_wr_data1[21]_104 [4]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_11__9
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_4),
        .O(\p_wr_data1[21]_104 [3]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_12__11
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_5),
        .O(\p_wr_data1[21]_104 [2]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_13__13
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_6),
        .O(\p_wr_data1[21]_104 [1]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_14__14
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_7),
        .O(\p_wr_data1[21]_104 [0]));
  LUT5 #(
    .INIT(32'h00280000)) 
    mem_reg_i_15__6
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[21]_79 ));
  MUXF7 mem_reg_i_16__13
       (.I0(mem_reg_i_24__9_n_0),
        .I1(mem_reg_i_25__10_n_0),
        .O(mem_reg_0),
        .S(O[0]));
  MUXF7 mem_reg_i_17__13
       (.I0(mem_reg_i_26__9_n_0),
        .I1(mem_reg_i_27__9_n_0),
        .O(mem_reg_1),
        .S(O[0]));
  MUXF7 mem_reg_i_18__13
       (.I0(mem_reg_i_28__9_n_0),
        .I1(mem_reg_i_29__7_n_0),
        .O(mem_reg_2),
        .S(O[0]));
  MUXF7 mem_reg_i_19__13
       (.I0(mem_reg_i_30__6_n_0),
        .I1(mem_reg_i_31__3_n_0),
        .O(mem_reg_3),
        .S(O[0]));
  LUT6 #(
    .INIT(64'hBBBFBFBF88808080)) 
    mem_reg_i_1__14
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[21]_8 [6]));
  MUXF7 mem_reg_i_20__13
       (.I0(mem_reg_i_32__2_n_0),
        .I1(mem_reg_i_33__1_n_0),
        .O(mem_reg_4),
        .S(O[0]));
  MUXF7 mem_reg_i_21__12
       (.I0(mem_reg_i_34__1_n_0),
        .I1(mem_reg_i_35__1_n_0),
        .O(mem_reg_5),
        .S(O[0]));
  MUXF7 mem_reg_i_22__13
       (.I0(mem_reg_i_36__1_n_0),
        .I1(mem_reg_i_37__1_n_0),
        .O(mem_reg_6),
        .S(O[0]));
  MUXF7 mem_reg_i_23__12
       (.I0(mem_reg_i_38__1_n_0),
        .I1(mem_reg_i_39__0_n_0),
        .O(mem_reg_7),
        .S(O[0]));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_24__9
       (.I0(Q[15]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[31]),
        .O(mem_reg_i_24__9_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_25__10
       (.I0(Q[23]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[7]),
        .O(mem_reg_i_25__10_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_26__9
       (.I0(Q[14]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[30]),
        .O(mem_reg_i_26__9_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_27__9
       (.I0(Q[22]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[6]),
        .O(mem_reg_i_27__9_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_28__9
       (.I0(Q[13]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[29]),
        .O(mem_reg_i_28__9_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_29__7
       (.I0(Q[21]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[5]),
        .O(mem_reg_i_29__7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__15
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[21]_8 [5]));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_30__6
       (.I0(Q[12]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[28]),
        .O(mem_reg_i_30__6_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_31__3
       (.I0(Q[20]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[4]),
        .O(mem_reg_i_31__3_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_32__2
       (.I0(Q[11]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[27]),
        .O(mem_reg_i_32__2_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_33__1
       (.I0(Q[19]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[3]),
        .O(mem_reg_i_33__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_34__1
       (.I0(Q[10]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[26]),
        .O(mem_reg_i_34__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_35__1
       (.I0(Q[18]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[2]),
        .O(mem_reg_i_35__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_36__1
       (.I0(Q[9]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[25]),
        .O(mem_reg_i_36__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_37__1
       (.I0(Q[17]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[1]),
        .O(mem_reg_i_37__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_38__1
       (.I0(Q[8]),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(Q[24]),
        .O(mem_reg_i_38__1_n_0));
  LUT5 #(
    .INIT(32'hFCDFFFDF)) 
    mem_reg_i_39__0
       (.I0(Q[16]),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(Q[0]),
        .O(mem_reg_i_39__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__17
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[21]_8 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__19
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[21]_8 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__20
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[21]_8 [2]));
  LUT5 #(
    .INIT(32'h07FFF800)) 
    mem_reg_i_6__13
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[21]_8 [0]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_7__9
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_0),
        .O(\p_wr_data1[21]_104 [7]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_8__8
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_1),
        .O(\p_wr_data1[21]_104 [6]));
  LUT5 #(
    .INIT(32'h000007F8)) 
    mem_reg_i_9__7
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(mem_reg_2),
        .O(\p_wr_data1[21]_104 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_10 
       (.I0(\slv_reg7_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(O[1]),
        .I3(mem_reg_16[0]),
        .I4(O[0]),
        .I5(mem_reg_17[0]),
        .O(\slv_reg7_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[16]_i_6 
       (.I0(\slv_reg7_reg[16]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_8),
        .O(\slv_reg7_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_10 
       (.I0(\slv_reg7_reg[7] [1]),
        .I1(DOADO[1]),
        .I2(O[1]),
        .I3(mem_reg_16[1]),
        .I4(O[0]),
        .I5(mem_reg_17[1]),
        .O(\slv_reg7_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[17]_i_6 
       (.I0(\slv_reg7_reg[17]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_9),
        .O(\slv_reg7_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_10 
       (.I0(\slv_reg7_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(O[1]),
        .I3(mem_reg_16[2]),
        .I4(O[0]),
        .I5(mem_reg_17[2]),
        .O(\slv_reg7_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[18]_i_6 
       (.I0(\slv_reg7_reg[18]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_10),
        .O(\slv_reg7_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_10 
       (.I0(\slv_reg7_reg[7] [3]),
        .I1(DOADO[3]),
        .I2(O[1]),
        .I3(mem_reg_16[3]),
        .I4(O[0]),
        .I5(mem_reg_17[3]),
        .O(\slv_reg7_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[19]_i_6 
       (.I0(\slv_reg7_reg[19]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_11),
        .O(\slv_reg7_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_10 
       (.I0(\slv_reg7_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(O[1]),
        .I3(mem_reg_16[4]),
        .I4(O[0]),
        .I5(mem_reg_17[4]),
        .O(\slv_reg7_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[20]_i_6 
       (.I0(\slv_reg7_reg[20]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_12),
        .O(\slv_reg7_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_10 
       (.I0(\slv_reg7_reg[7] [5]),
        .I1(DOADO[5]),
        .I2(O[1]),
        .I3(mem_reg_16[5]),
        .I4(O[0]),
        .I5(mem_reg_17[5]),
        .O(\slv_reg7_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[21]_i_6 
       (.I0(\slv_reg7_reg[21]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_13),
        .O(\slv_reg7_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_10 
       (.I0(\slv_reg7_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(mem_reg_16[6]),
        .I4(O[0]),
        .I5(mem_reg_17[6]),
        .O(\slv_reg7_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[22]_i_6 
       (.I0(\slv_reg7_reg[22]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_14),
        .O(\slv_reg7_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_12 
       (.I0(\slv_reg7_reg[7] [7]),
        .I1(DOADO[7]),
        .I2(O[1]),
        .I3(mem_reg_16[7]),
        .I4(O[0]),
        .I5(mem_reg_17[7]),
        .O(\slv_reg7_reg[23]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[23]_i_8 
       (.I0(\slv_reg7_reg[23]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_15),
        .O(\slv_reg7_reg[23] ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_13
   (\slv_reg7_reg[15] ,
    \slv_reg7_reg[15]_0 ,
    \slv_reg7_reg[14] ,
    \slv_reg7_reg[13] ,
    \slv_reg7_reg[12] ,
    \slv_reg7_reg[11] ,
    \slv_reg7_reg[10] ,
    \slv_reg7_reg[9] ,
    \slv_reg7_reg[8] ,
    \slv_reg7_reg[8]_0 ,
    \slv_reg7_reg[9]_0 ,
    \slv_reg7_reg[10]_0 ,
    \slv_reg7_reg[11]_0 ,
    \slv_reg7_reg[12]_0 ,
    \slv_reg7_reg[13]_0 ,
    \slv_reg7_reg[14]_0 ,
    \slv_reg7_reg[15]_1 ,
    \slv_reg7_reg[15]_2 ,
    s00_axi_aclk,
    ADDRARDADDR,
    O,
    mem_reg_0,
    DOADO,
    mem_reg_1,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_2,
    \slv_reg2_reg[0] ,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    \slv_reg4_reg[8] ,
    \slv_reg4_reg[9] ,
    \slv_reg4_reg[10] ,
    \slv_reg4_reg[11] ,
    \slv_reg4_reg[12] ,
    \slv_reg4_reg[13] ,
    \slv_reg4_reg[14] ,
    \slv_reg4_reg[15] );
  output [7:0]\slv_reg7_reg[15] ;
  output \slv_reg7_reg[15]_0 ;
  output \slv_reg7_reg[14] ;
  output \slv_reg7_reg[13] ;
  output \slv_reg7_reg[12] ;
  output \slv_reg7_reg[11] ;
  output \slv_reg7_reg[10] ;
  output \slv_reg7_reg[9] ;
  output \slv_reg7_reg[8] ;
  output \slv_reg7_reg[8]_0 ;
  output \slv_reg7_reg[9]_0 ;
  output \slv_reg7_reg[10]_0 ;
  output \slv_reg7_reg[11]_0 ;
  output \slv_reg7_reg[12]_0 ;
  output \slv_reg7_reg[13]_0 ;
  output \slv_reg7_reg[14]_0 ;
  output \slv_reg7_reg[15]_1 ;
  output [7:0]\slv_reg7_reg[15]_2 ;
  input s00_axi_aclk;
  input [3:0]ADDRARDADDR;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]DOADO;
  input [7:0]mem_reg_1;
  input [2:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_2;
  input \slv_reg2_reg[0] ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input \slv_reg4_reg[8] ;
  input \slv_reg4_reg[9] ;
  input \slv_reg4_reg[10] ;
  input \slv_reg4_reg[11] ;
  input \slv_reg4_reg[12] ;
  input \slv_reg4_reg[13] ;
  input \slv_reg4_reg[14] ;
  input \slv_reg4_reg[15] ;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_13__18_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[22]_28 ;
  wire [2:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[22]_110 ;
  wire \p_wr_en1[22]_70 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[10] ;
  wire \slv_reg4_reg[11] ;
  wire \slv_reg4_reg[12] ;
  wire \slv_reg4_reg[13] ;
  wire \slv_reg4_reg[14] ;
  wire \slv_reg4_reg[15] ;
  wire \slv_reg4_reg[8] ;
  wire \slv_reg4_reg[9] ;
  wire \slv_reg7_reg[10] ;
  wire \slv_reg7_reg[10]_0 ;
  wire \slv_reg7_reg[11] ;
  wire \slv_reg7_reg[11]_0 ;
  wire \slv_reg7_reg[12] ;
  wire \slv_reg7_reg[12]_0 ;
  wire \slv_reg7_reg[13] ;
  wire \slv_reg7_reg[13]_0 ;
  wire \slv_reg7_reg[14] ;
  wire \slv_reg7_reg[14]_0 ;
  wire [7:0]\slv_reg7_reg[15] ;
  wire \slv_reg7_reg[15]_0 ;
  wire \slv_reg7_reg[15]_1 ;
  wire [7:0]\slv_reg7_reg[15]_2 ;
  wire \slv_reg7_reg[8] ;
  wire \slv_reg7_reg[8]_0 ;
  wire \slv_reg7_reg[9] ;
  wire \slv_reg7_reg[9]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[22]_28 [6:5],ADDRARDADDR,\p_addr1[22]_28 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[22]_110 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg7_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[22]_70 ,\p_wr_en1[22]_70 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_10__15
       (.I0(\slv_reg4_reg[9] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [1]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_11__15
       (.I0(\slv_reg4_reg[8] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [0]));
  LUT6 #(
    .INIT(64'h0000288800000000)) 
    mem_reg_i_12__1
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(O[3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[22]_70 ));
  LUT5 #(
    .INIT(32'hAAAA8000)) 
    mem_reg_i_13__18
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[1]),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[3]),
        .O(mem_reg_i_13__18_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_1__15
       (.I0(p_addr_next1),
        .I1(mem_reg_i_13__18_n_0),
        .I2(p_addr_curr1[2]),
        .O(\p_addr1[22]_28 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__14
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[22]_28 [5]));
  LUT6 #(
    .INIT(64'h1555FFFFEAAA0000)) 
    mem_reg_i_3
       (.I0(O[3]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[22]_28 [0]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_4__4
       (.I0(\slv_reg4_reg[15] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [7]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_5__5
       (.I0(\slv_reg4_reg[14] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [6]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_6__21
       (.I0(\slv_reg4_reg[13] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [5]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_7__15
       (.I0(\slv_reg4_reg[12] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [4]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_8__14
       (.I0(\slv_reg4_reg[11] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [3]));
  LUT6 #(
    .INIT(64'h0222222280000000)) 
    mem_reg_i_9__13
       (.I0(\slv_reg4_reg[10] ),
        .I1(O[3]),
        .I2(O[1]),
        .I3(O[0]),
        .I4(O[2]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[22]_110 [2]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [2]),
        .I3(mem_reg_0[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_1[2]),
        .O(\slv_reg7_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [3]),
        .I3(mem_reg_0[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_1[3]),
        .O(\slv_reg7_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [4]),
        .I3(mem_reg_0[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_1[4]),
        .O(\slv_reg7_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [5]),
        .I3(mem_reg_0[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_1[5]),
        .O(\slv_reg7_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [6]),
        .I3(mem_reg_0[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_1[6]),
        .O(\slv_reg7_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_9 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [7]),
        .I3(mem_reg_0[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_1[7]),
        .O(\slv_reg7_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [0]),
        .I3(mem_reg_0[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_1[0]),
        .O(\slv_reg7_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_6 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg7_reg[15] [1]),
        .I3(mem_reg_0[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_1[1]),
        .O(\slv_reg7_reg[9] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg7_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[10]_i_2 
       (.I0(\slv_reg7_reg[10] ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_10),
        .O(\slv_reg7_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg7_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[11]_i_2 
       (.I0(\slv_reg7_reg[11] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_13),
        .O(\slv_reg7_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg7_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[12]_i_2 
       (.I0(\slv_reg7_reg[12] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_16),
        .O(\slv_reg7_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg7_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[13]_i_2 
       (.I0(\slv_reg7_reg[13] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_19),
        .O(\slv_reg7_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg7_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[14]_i_2 
       (.I0(\slv_reg7_reg[14] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_22),
        .O(\slv_reg7_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg7_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[15]_i_3 
       (.I0(\slv_reg7_reg[15]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_25),
        .O(\slv_reg7_reg[15]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg7_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[8]_i_2 
       (.I0(\slv_reg7_reg[8] ),
        .I1(mem_reg_2),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_3),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_4),
        .O(\slv_reg7_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg7_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[9]_i_2 
       (.I0(\slv_reg7_reg[9] ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_7),
        .O(\slv_reg7_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_14
   (\slv_reg7_reg[7] ,
    ADDRARDADDR,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    \slv_reg7_reg[7]_0 ,
    \slv_reg7_reg[7]_1 ,
    \slv_reg7_reg[6] ,
    \slv_reg7_reg[6]_0 ,
    \slv_reg7_reg[5] ,
    \slv_reg7_reg[5]_0 ,
    \slv_reg7_reg[4] ,
    \slv_reg7_reg[4]_0 ,
    \slv_reg7_reg[3] ,
    \slv_reg7_reg[3]_0 ,
    \slv_reg7_reg[2] ,
    \slv_reg7_reg[2]_0 ,
    \slv_reg7_reg[1] ,
    \slv_reg7_reg[1]_0 ,
    \slv_reg7_reg[0] ,
    \slv_reg7_reg[0]_0 ,
    \slv_reg7_reg[7]_2 ,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    O,
    \slv_reg2_reg[0] ,
    \slv_reg4_reg[6] ,
    \slv_reg4_reg[3] ,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[7] ,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    DOADO,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    s00_axi_wdata,
    mem_reg_30,
    axi_wready_reg,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    Q);
  output [7:0]\slv_reg7_reg[7] ;
  output [0:0]ADDRARDADDR;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output \slv_reg7_reg[7]_0 ;
  output \slv_reg7_reg[7]_1 ;
  output \slv_reg7_reg[6] ;
  output \slv_reg7_reg[6]_0 ;
  output \slv_reg7_reg[5] ;
  output \slv_reg7_reg[5]_0 ;
  output \slv_reg7_reg[4] ;
  output \slv_reg7_reg[4]_0 ;
  output \slv_reg7_reg[3] ;
  output \slv_reg7_reg[3]_0 ;
  output \slv_reg7_reg[2] ;
  output \slv_reg7_reg[2]_0 ;
  output \slv_reg7_reg[1] ;
  output \slv_reg7_reg[1]_0 ;
  output \slv_reg7_reg[0] ;
  output \slv_reg7_reg[0]_0 ;
  output [7:0]\slv_reg7_reg[7]_2 ;
  input s00_axi_aclk;
  input [1:0]\slv_reg3_reg[0] ;
  input [1:0]O;
  input [3:0]\slv_reg2_reg[0] ;
  input \slv_reg4_reg[6] ;
  input \slv_reg4_reg[3] ;
  input \slv_reg4_reg[0] ;
  input \slv_reg4_reg[7] ;
  input [3:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input [7:0]mem_reg_7;
  input [7:0]mem_reg_8;
  input [7:0]DOADO;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input [7:0]s00_axi_wdata;
  input mem_reg_30;
  input axi_wready_reg;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input [15:0]Q;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [1:0]O;
  wire [15:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [7:0]mem_reg_7;
  wire [7:0]mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_10__30_n_0;
  wire mem_reg_i_11__30_n_0;
  wire mem_reg_i_12__27_n_0;
  wire mem_reg_i_4__6_n_0;
  wire mem_reg_i_5__9_n_0;
  wire mem_reg_i_6__30_n_0;
  wire mem_reg_i_7__30_n_0;
  wire mem_reg_i_8__30_n_0;
  wire mem_reg_i_9__27_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:4]\p_addr1[23]_24 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire \p_wr_en1[23]_91 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire [1:0]\slv_reg3_reg[0] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[3] ;
  wire \slv_reg4_reg[6] ;
  wire \slv_reg4_reg[7] ;
  wire \slv_reg7_reg[0] ;
  wire \slv_reg7_reg[0]_0 ;
  wire \slv_reg7_reg[1] ;
  wire \slv_reg7_reg[1]_0 ;
  wire \slv_reg7_reg[2] ;
  wire \slv_reg7_reg[2]_0 ;
  wire \slv_reg7_reg[3] ;
  wire \slv_reg7_reg[3]_0 ;
  wire \slv_reg7_reg[4] ;
  wire \slv_reg7_reg[4]_0 ;
  wire \slv_reg7_reg[5] ;
  wire \slv_reg7_reg[5]_0 ;
  wire \slv_reg7_reg[6] ;
  wire \slv_reg7_reg[6]_0 ;
  wire [7:0]\slv_reg7_reg[7] ;
  wire \slv_reg7_reg[7]_0 ;
  wire \slv_reg7_reg[7]_1 ;
  wire [7:0]\slv_reg7_reg[7]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[23]_24 ,ADDRARDADDR,\slv_reg3_reg[0] ,mem_reg_i_4__6_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_i_5__9_n_0,mem_reg_i_6__30_n_0,mem_reg_i_7__30_n_0,mem_reg_i_8__30_n_0,mem_reg_i_9__27_n_0,mem_reg_i_10__30_n_0,mem_reg_i_11__30_n_0,mem_reg_i_12__27_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg7_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[23]_91 ,\p_wr_en1[23]_91 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_10__30
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(mem_reg_2),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_10__30_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_11__30
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(mem_reg_3),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_11__30_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_12__27
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg4_reg[0] ),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_12__27_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_i_13__1
       (.I0(O[0]),
        .I1(\slv_reg1_reg[0] ),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[23]_91 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_15__21
       (.I0(Q[3]),
        .I1(Q[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[11]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[15]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_16__14
       (.I0(Q[2]),
        .I1(Q[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[10]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[14]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_18__14
       (.I0(Q[1]),
        .I1(Q[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[9]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[13]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    mem_reg_i_19__14
       (.I0(Q[0]),
        .I1(Q[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[8]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[12]),
        .O(mem_reg_3));
  LUT4 #(
    .INIT(16'hEA2A)) 
    mem_reg_i_1__3
       (.I0(p_addr_curr1[3]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O[0]),
        .I3(p_addr_next1),
        .O(\p_addr1[23]_24 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__26
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[23]_24 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__8
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[23]_24 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__1
       (.I0(p_addr_curr1[0]),
        .O(ADDRARDADDR));
  LUT3 #(
    .INIT(8'h78)) 
    mem_reg_i_4__6
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O[1]),
        .O(mem_reg_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_5__9
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg4_reg[7] ),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_5__9_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_6__30
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg4_reg[6] ),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_6__30_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_7__30
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(mem_reg_0),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_7__30_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_8__30
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(mem_reg_1),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_8__30_n_0));
  LUT4 #(
    .INIT(16'h2000)) 
    mem_reg_i_9__27
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg4_reg[3] ),
        .I3(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_9__27_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_6 
       (.I0(\slv_reg7_reg[7] [0]),
        .I1(mem_reg_7[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[0]),
        .O(\slv_reg7_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_6 
       (.I0(\slv_reg7_reg[7] [1]),
        .I1(mem_reg_7[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[1]),
        .O(\slv_reg7_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_6 
       (.I0(\slv_reg7_reg[7] [2]),
        .I1(mem_reg_7[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[2]),
        .O(\slv_reg7_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_6 
       (.I0(\slv_reg7_reg[7] [3]),
        .I1(mem_reg_7[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[3]),
        .O(\slv_reg7_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_6 
       (.I0(\slv_reg7_reg[7] [4]),
        .I1(mem_reg_7[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[4]),
        .O(\slv_reg7_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_6 
       (.I0(\slv_reg7_reg[7] [5]),
        .I1(mem_reg_7[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[5]),
        .O(\slv_reg7_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_6 
       (.I0(\slv_reg7_reg[7] [6]),
        .I1(mem_reg_7[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[6]),
        .O(\slv_reg7_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_7 
       (.I0(\slv_reg7_reg[7] [7]),
        .I1(mem_reg_7[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[7]),
        .O(\slv_reg7_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg7_reg[0] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_30),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[0]_i_2 
       (.I0(\slv_reg7_reg[0]_0 ),
        .I1(mem_reg_27),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_28),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_29),
        .O(\slv_reg7_reg[0] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg7_reg[1] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_31),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[1]_i_2 
       (.I0(\slv_reg7_reg[1]_0 ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_26),
        .O(\slv_reg7_reg[1] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg7_reg[2] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_32),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[2]_i_2 
       (.I0(\slv_reg7_reg[2]_0 ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_23),
        .O(\slv_reg7_reg[2] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg7_reg[3] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_33),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[3]_i_2 
       (.I0(\slv_reg7_reg[3]_0 ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_20),
        .O(\slv_reg7_reg[3] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg7_reg[4] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_34),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[4]_i_2 
       (.I0(\slv_reg7_reg[4]_0 ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_17),
        .O(\slv_reg7_reg[4] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg7_reg[5] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_35),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[5]_i_2 
       (.I0(\slv_reg7_reg[5]_0 ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_14),
        .O(\slv_reg7_reg[5] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg7_reg[6] ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_36),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[6]_i_2 
       (.I0(\slv_reg7_reg[6]_0 ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_11),
        .O(\slv_reg7_reg[6] ));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg7[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg7_reg[7]_0 ),
        .I2(O[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_37),
        .I5(axi_wready_reg),
        .O(\slv_reg7_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[7]_i_3 
       (.I0(\slv_reg7_reg[7]_1 ),
        .I1(mem_reg_4),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_5),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_6),
        .O(\slv_reg7_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_15
   (DOADO,
    \slv_reg6_reg[31] ,
    \slv_reg6_reg[30] ,
    \slv_reg6_reg[29] ,
    \slv_reg6_reg[28] ,
    \slv_reg6_reg[27] ,
    \slv_reg6_reg[26] ,
    \slv_reg6_reg[25] ,
    \slv_reg6_reg[24] ,
    mem_reg_0,
    \slv_reg6_reg[24]_0 ,
    \slv_reg6_reg[25]_0 ,
    \slv_reg6_reg[26]_0 ,
    \slv_reg6_reg[27]_0 ,
    \slv_reg6_reg[28]_0 ,
    \slv_reg6_reg[29]_0 ,
    \slv_reg6_reg[30]_0 ,
    \slv_reg6_reg[31]_0 ,
    \slv_reg6_reg[31]_1 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    O,
    p_addr_next1,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    \slv_reg2_reg[0]_1 ,
    mem_reg_5,
    \slv_reg2_reg[0]_2 ,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    s00_axi_wdata,
    \slv_reg2_reg[0]_3 ,
    mem_reg_28,
    axi_wready_reg,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    \slv_reg1_reg[31] ,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[17] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[19] ,
    \slv_reg4_reg[20] ,
    \slv_reg4_reg[21] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[23] );
  output [7:0]DOADO;
  output \slv_reg6_reg[31] ;
  output \slv_reg6_reg[30] ;
  output \slv_reg6_reg[29] ;
  output \slv_reg6_reg[28] ;
  output \slv_reg6_reg[27] ;
  output \slv_reg6_reg[26] ;
  output \slv_reg6_reg[25] ;
  output \slv_reg6_reg[24] ;
  output mem_reg_0;
  output \slv_reg6_reg[24]_0 ;
  output \slv_reg6_reg[25]_0 ;
  output \slv_reg6_reg[26]_0 ;
  output \slv_reg6_reg[27]_0 ;
  output \slv_reg6_reg[28]_0 ;
  output \slv_reg6_reg[29]_0 ;
  output \slv_reg6_reg[30]_0 ;
  output \slv_reg6_reg[31]_0 ;
  output [7:0]\slv_reg6_reg[31]_1 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input [7:0]mem_reg_3;
  input [0:0]O;
  input [0:0]p_addr_next1;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_5;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_3 ;
  input mem_reg_28;
  input axi_wready_reg;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input [31:0]\slv_reg1_reg[31] ;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[17] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[19] ;
  input \slv_reg4_reg[20] ;
  input \slv_reg4_reg[21] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[23] ;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire [7:0]mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_49_n_0;
  wire mem_reg_i_50_n_0;
  wire mem_reg_i_51_n_0;
  wire mem_reg_i_52_n_0;
  wire mem_reg_i_56_n_0;
  wire mem_reg_i_57_n_0;
  wire mem_reg_i_58_n_0;
  wire mem_reg_i_59_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[24]_11 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[24]_99 ;
  wire \p_wr_en1[24]_33 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire [31:0]\slv_reg1_reg[31] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[17] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[19] ;
  wire \slv_reg4_reg[20] ;
  wire \slv_reg4_reg[21] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[23] ;
  wire \slv_reg6_reg[24] ;
  wire \slv_reg6_reg[24]_0 ;
  wire \slv_reg6_reg[25] ;
  wire \slv_reg6_reg[25]_0 ;
  wire \slv_reg6_reg[26] ;
  wire \slv_reg6_reg[26]_0 ;
  wire \slv_reg6_reg[27] ;
  wire \slv_reg6_reg[27]_0 ;
  wire \slv_reg6_reg[28] ;
  wire \slv_reg6_reg[28]_0 ;
  wire \slv_reg6_reg[29] ;
  wire \slv_reg6_reg[29]_0 ;
  wire \slv_reg6_reg[30] ;
  wire \slv_reg6_reg[30]_0 ;
  wire \slv_reg6_reg[31] ;
  wire \slv_reg6_reg[31]_0 ;
  wire [7:0]\slv_reg6_reg[31]_1 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[24]_11 [6:2],p_addr_curr1[1],\p_addr1[24]_11 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[24]_99 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[24]_33 ,\p_wr_en1[24]_33 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_10__3
       (.I0(\slv_reg4_reg[20] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [4]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_11__4
       (.I0(\slv_reg4_reg[19] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [3]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_12__7
       (.I0(\slv_reg4_reg[18] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [2]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_13__7
       (.I0(\slv_reg4_reg[17] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [1]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_14__9
       (.I0(\slv_reg4_reg[16] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [0]));
  LUT6 #(
    .INIT(64'h0002000088800000)) 
    mem_reg_i_15__25
       (.I0(mem_reg_0),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[24]_33 ));
  LUT6 #(
    .INIT(64'hEEEEEEEF22222220)) 
    mem_reg_i_1__18
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0]_0 ),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[24]_11 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__11
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[24]_11 [5]));
  LUT4 #(
    .INIT(16'hFBFF)) 
    mem_reg_i_33__2
       (.I0(mem_reg_i_49_n_0),
        .I1(mem_reg_i_50_n_0),
        .I2(mem_reg_i_51_n_0),
        .I3(mem_reg_i_52_n_0),
        .O(mem_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__20
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[24]_11 [4]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    mem_reg_i_49
       (.I0(\slv_reg1_reg[31] [0]),
        .I1(\slv_reg1_reg[31] [1]),
        .I2(\slv_reg1_reg[31] [2]),
        .I3(\slv_reg1_reg[31] [3]),
        .I4(mem_reg_i_56_n_0),
        .O(mem_reg_i_49_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__22
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[24]_11 [3]));
  LUT5 #(
    .INIT(32'h00000001)) 
    mem_reg_i_50
       (.I0(\slv_reg1_reg[31] [12]),
        .I1(\slv_reg1_reg[31] [13]),
        .I2(\slv_reg1_reg[31] [14]),
        .I3(\slv_reg1_reg[31] [15]),
        .I4(mem_reg_i_57_n_0),
        .O(mem_reg_i_50_n_0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    mem_reg_i_51
       (.I0(\slv_reg1_reg[31] [16]),
        .I1(\slv_reg1_reg[31] [17]),
        .I2(\slv_reg1_reg[31] [18]),
        .I3(\slv_reg1_reg[31] [19]),
        .I4(mem_reg_i_58_n_0),
        .O(mem_reg_i_51_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    mem_reg_i_52
       (.I0(\slv_reg1_reg[31] [28]),
        .I1(\slv_reg1_reg[31] [29]),
        .I2(\slv_reg1_reg[31] [31]),
        .I3(\slv_reg1_reg[31] [30]),
        .I4(mem_reg_i_59_n_0),
        .O(mem_reg_i_52_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_56
       (.I0(\slv_reg1_reg[31] [7]),
        .I1(\slv_reg1_reg[31] [6]),
        .I2(\slv_reg1_reg[31] [5]),
        .I3(\slv_reg1_reg[31] [4]),
        .O(mem_reg_i_56_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_57
       (.I0(\slv_reg1_reg[31] [9]),
        .I1(\slv_reg1_reg[31] [8]),
        .I2(\slv_reg1_reg[31] [11]),
        .I3(\slv_reg1_reg[31] [10]),
        .O(mem_reg_i_57_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_58
       (.I0(\slv_reg1_reg[31] [23]),
        .I1(\slv_reg1_reg[31] [22]),
        .I2(\slv_reg1_reg[31] [21]),
        .I3(\slv_reg1_reg[31] [20]),
        .O(mem_reg_i_58_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    mem_reg_i_59
       (.I0(\slv_reg1_reg[31] [25]),
        .I1(\slv_reg1_reg[31] [24]),
        .I2(\slv_reg1_reg[31] [27]),
        .I3(\slv_reg1_reg[31] [26]),
        .O(mem_reg_i_59_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__23
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[24]_11 [2]));
  LUT6 #(
    .INIT(64'h01FFFFFFFE000000)) 
    mem_reg_i_6__10
       (.I0(\slv_reg2_reg[0] [1]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(O),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[24]_11 [0]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_7__4
       (.I0(\slv_reg4_reg[23] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [7]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_8__3
       (.I0(\slv_reg4_reg[22] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [6]));
  LUT6 #(
    .INIT(64'h2222222800000000)) 
    mem_reg_i_9__3
       (.I0(\slv_reg4_reg[21] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(O),
        .O(\p_wr_data1[24]_99 [5]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[0]),
        .I3(mem_reg_1[0]),
        .I4(mem_reg_2[0]),
        .I5(mem_reg_3[0]),
        .O(\slv_reg6_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[1]),
        .I3(mem_reg_1[1]),
        .I4(mem_reg_2[1]),
        .I5(mem_reg_3[1]),
        .O(\slv_reg6_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[2]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[2]),
        .I5(mem_reg_3[2]),
        .O(\slv_reg6_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[3]),
        .I3(mem_reg_1[3]),
        .I4(mem_reg_2[3]),
        .I5(mem_reg_3[3]),
        .O(\slv_reg6_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[4]),
        .I3(mem_reg_1[4]),
        .I4(mem_reg_2[4]),
        .I5(mem_reg_3[4]),
        .O(\slv_reg6_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[5]),
        .I3(mem_reg_1[5]),
        .I4(mem_reg_2[5]),
        .I5(mem_reg_3[5]),
        .O(\slv_reg6_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[6]),
        .I3(mem_reg_1[6]),
        .I4(mem_reg_2[6]),
        .I5(mem_reg_3[6]),
        .O(\slv_reg6_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_7 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[7]),
        .I3(mem_reg_1[7]),
        .I4(mem_reg_2[7]),
        .I5(mem_reg_3[7]),
        .O(\slv_reg6_reg[31] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg6_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[24]_i_2 
       (.I0(\slv_reg6_reg[24] ),
        .I1(mem_reg_4),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_5),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_6),
        .O(\slv_reg6_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg6_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[25]_i_2 
       (.I0(\slv_reg6_reg[25] ),
        .I1(mem_reg_7),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_9),
        .O(\slv_reg6_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg6_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[26]_i_2 
       (.I0(\slv_reg6_reg[26] ),
        .I1(mem_reg_10),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_11),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_12),
        .O(\slv_reg6_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg6_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[27]_i_2 
       (.I0(\slv_reg6_reg[27] ),
        .I1(mem_reg_13),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_15),
        .O(\slv_reg6_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg6_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[28]_i_2 
       (.I0(\slv_reg6_reg[28] ),
        .I1(mem_reg_16),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_17),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_18),
        .O(\slv_reg6_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg6_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[29]_i_2 
       (.I0(\slv_reg6_reg[29] ),
        .I1(mem_reg_19),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_21),
        .O(\slv_reg6_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg6_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[30]_i_2 
       (.I0(\slv_reg6_reg[30] ),
        .I1(mem_reg_22),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_23),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_24),
        .O(\slv_reg6_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg6_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[31]_i_3 
       (.I0(\slv_reg6_reg[31] ),
        .I1(mem_reg_25),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_26),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_27),
        .O(\slv_reg6_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_16
   (\slv_reg8_reg[23] ,
    \slv_reg8_reg[16] ,
    \slv_reg8_reg[16]_0 ,
    \slv_reg6_reg[16] ,
    \slv_reg8_reg[17] ,
    \slv_reg8_reg[17]_0 ,
    \slv_reg6_reg[17] ,
    \slv_reg8_reg[18] ,
    \slv_reg8_reg[18]_0 ,
    \slv_reg6_reg[18] ,
    \slv_reg8_reg[19] ,
    \slv_reg8_reg[19]_0 ,
    \slv_reg6_reg[19] ,
    \slv_reg8_reg[20] ,
    \slv_reg8_reg[20]_0 ,
    \slv_reg6_reg[20] ,
    \slv_reg8_reg[21] ,
    \slv_reg8_reg[21]_0 ,
    \slv_reg6_reg[21] ,
    \slv_reg8_reg[22] ,
    \slv_reg8_reg[22]_0 ,
    \slv_reg6_reg[22] ,
    \slv_reg8_reg[23]_0 ,
    \slv_reg8_reg[23]_1 ,
    \slv_reg6_reg[23] ,
    \slv_reg6_reg[23]_0 ,
    \slv_reg8_reg[23]_2 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    p_addr_next1,
    O,
    \slv_reg1_reg[0] ,
    DOADO,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_0 ,
    mem_reg_26,
    axi_wready_reg,
    \slv_reg2_reg[0]_1 ,
    mem_reg_27,
    axi_wready_reg_0,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    Q);
  output [7:0]\slv_reg8_reg[23] ;
  output \slv_reg8_reg[16] ;
  output \slv_reg8_reg[16]_0 ;
  output \slv_reg6_reg[16] ;
  output \slv_reg8_reg[17] ;
  output \slv_reg8_reg[17]_0 ;
  output \slv_reg6_reg[17] ;
  output \slv_reg8_reg[18] ;
  output \slv_reg8_reg[18]_0 ;
  output \slv_reg6_reg[18] ;
  output \slv_reg8_reg[19] ;
  output \slv_reg8_reg[19]_0 ;
  output \slv_reg6_reg[19] ;
  output \slv_reg8_reg[20] ;
  output \slv_reg8_reg[20]_0 ;
  output \slv_reg6_reg[20] ;
  output \slv_reg8_reg[21] ;
  output \slv_reg8_reg[21]_0 ;
  output \slv_reg6_reg[21] ;
  output \slv_reg8_reg[22] ;
  output \slv_reg8_reg[22]_0 ;
  output \slv_reg6_reg[22] ;
  output \slv_reg8_reg[23]_0 ;
  output \slv_reg8_reg[23]_1 ;
  output \slv_reg6_reg[23] ;
  output [7:0]\slv_reg6_reg[23]_0 ;
  output [7:0]\slv_reg8_reg[23]_2 ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [0:0]p_addr_next1;
  input [0:0]O;
  input \slv_reg1_reg[0] ;
  input [7:0]DOADO;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_26;
  input axi_wready_reg;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_27;
  input axi_wready_reg_0;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire axi_wready_reg_0;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_24__1_n_0;
  wire mem_reg_i_25__11_n_0;
  wire mem_reg_i_26__2_n_0;
  wire mem_reg_i_27__2_n_0;
  wire mem_reg_i_28__2_n_0;
  wire mem_reg_i_29__1_n_0;
  wire mem_reg_i_30__0_n_0;
  wire mem_reg_i_31__0_n_0;
  wire mem_reg_i_32__0_n_0;
  wire mem_reg_i_33_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[25]_13 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[25]_105 ;
  wire \p_wr_en1[25]_74 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg6_reg[16] ;
  wire \slv_reg6_reg[17] ;
  wire \slv_reg6_reg[18] ;
  wire \slv_reg6_reg[19] ;
  wire \slv_reg6_reg[20] ;
  wire \slv_reg6_reg[21] ;
  wire \slv_reg6_reg[22] ;
  wire \slv_reg6_reg[23] ;
  wire [7:0]\slv_reg6_reg[23]_0 ;
  wire \slv_reg8_reg[16] ;
  wire \slv_reg8_reg[16]_0 ;
  wire \slv_reg8_reg[17] ;
  wire \slv_reg8_reg[17]_0 ;
  wire \slv_reg8_reg[18] ;
  wire \slv_reg8_reg[18]_0 ;
  wire \slv_reg8_reg[19] ;
  wire \slv_reg8_reg[19]_0 ;
  wire \slv_reg8_reg[20] ;
  wire \slv_reg8_reg[20]_0 ;
  wire \slv_reg8_reg[21] ;
  wire \slv_reg8_reg[21]_0 ;
  wire \slv_reg8_reg[22] ;
  wire \slv_reg8_reg[22]_0 ;
  wire [7:0]\slv_reg8_reg[23] ;
  wire \slv_reg8_reg[23]_0 ;
  wire \slv_reg8_reg[23]_1 ;
  wire [7:0]\slv_reg8_reg[23]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[25]_13 [6:2],p_addr_curr1[1],\p_addr1[25]_13 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[25]_105 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg8_reg[23] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[25]_74 ,\p_wr_en1[25]_74 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_10__10
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_4),
        .O(\p_wr_data1[25]_105 [4]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_11__10
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_3),
        .O(\p_wr_data1[25]_105 [3]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_12__12
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_2),
        .O(\p_wr_data1[25]_105 [2]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_13__14
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_1),
        .O(\p_wr_data1[25]_105 [1]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_14__15
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_0),
        .O(\p_wr_data1[25]_105 [0]));
  LUT5 #(
    .INIT(32'h02800000)) 
    mem_reg_i_15__1
       (.I0(O),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[25]_74 ));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_16__0
       (.I0(Q[23]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_26__2_n_0),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_17__2
       (.I0(Q[22]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_27__2_n_0),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_18__1
       (.I0(Q[21]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_28__2_n_0),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_19__0
       (.I0(Q[20]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_29__1_n_0),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hABFFFFFFA8000000)) 
    mem_reg_i_1__20
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(O),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[25]_13 [6]));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_20__2
       (.I0(Q[19]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_30__0_n_0),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_21__1
       (.I0(Q[18]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_31__0_n_0),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_22__1
       (.I0(Q[17]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_32__0_n_0),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    mem_reg_i_23__1
       (.I0(Q[16]),
        .I1(mem_reg_i_24__1_n_0),
        .I2(mem_reg_i_25__11_n_0),
        .I3(Q[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_i_33_n_0),
        .O(mem_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    mem_reg_i_24__1
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_24__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    mem_reg_i_25__11
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .O(mem_reg_i_25__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_26__2
       (.I0(Q[15]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[31]),
        .O(mem_reg_i_26__2_n_0));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_27__2
       (.I0(Q[14]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[30]),
        .O(mem_reg_i_27__2_n_0));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_28__2
       (.I0(Q[13]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[29]),
        .O(mem_reg_i_28__2_n_0));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_29__1
       (.I0(Q[12]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[28]),
        .O(mem_reg_i_29__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__9
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[25]_13 [5]));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_30__0
       (.I0(Q[11]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[27]),
        .O(mem_reg_i_30__0_n_0));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_31__0
       (.I0(Q[10]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[26]),
        .O(mem_reg_i_31__0_n_0));
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_32__0
       (.I0(Q[9]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[25]),
        .O(mem_reg_i_32__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hCFF7FFF7)) 
    mem_reg_i_33
       (.I0(Q[8]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[24]),
        .O(mem_reg_i_33_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__22
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[25]_13 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__24
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[25]_13 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__25
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[25]_13 [2]));
  LUT5 #(
    .INIT(32'h777F8880)) 
    mem_reg_i_6__8
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[25]_13 [0]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_7__10
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_7),
        .O(\p_wr_data1[25]_105 [7]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_8__9
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_6),
        .O(\p_wr_data1[25]_105 [6]));
  LUT5 #(
    .INIT(32'h00001FE0)) 
    mem_reg_i_9__8
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_5),
        .O(\p_wr_data1[25]_105 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_5 
       (.I0(\slv_reg8_reg[23] [0]),
        .I1(DOADO[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[0]),
        .O(\slv_reg8_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_5 
       (.I0(\slv_reg8_reg[23] [1]),
        .I1(DOADO[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[1]),
        .O(\slv_reg8_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_5 
       (.I0(\slv_reg8_reg[23] [2]),
        .I1(DOADO[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[2]),
        .O(\slv_reg8_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_5 
       (.I0(\slv_reg8_reg[23] [3]),
        .I1(DOADO[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[3]),
        .O(\slv_reg8_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_5 
       (.I0(\slv_reg8_reg[23] [4]),
        .I1(DOADO[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[4]),
        .O(\slv_reg8_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_5 
       (.I0(\slv_reg8_reg[23] [5]),
        .I1(DOADO[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[5]),
        .O(\slv_reg8_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_5 
       (.I0(\slv_reg8_reg[23] [6]),
        .I1(DOADO[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[6]),
        .O(\slv_reg8_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_7 
       (.I0(\slv_reg8_reg[23] [7]),
        .I1(DOADO[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[7]),
        .O(\slv_reg8_reg[23]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg6_reg[16] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[16]_i_2 
       (.I0(\slv_reg8_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_9),
        .O(\slv_reg6_reg[16] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg6_reg[17] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[17]_i_2 
       (.I0(\slv_reg8_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_11),
        .O(\slv_reg6_reg[17] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg6_reg[18] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[18]_i_2 
       (.I0(\slv_reg8_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_13),
        .O(\slv_reg6_reg[18] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg6_reg[19] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[19]_i_2 
       (.I0(\slv_reg8_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_15),
        .O(\slv_reg6_reg[19] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg6_reg[20] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[20]_i_2 
       (.I0(\slv_reg8_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_17),
        .O(\slv_reg6_reg[20] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg6_reg[21] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[21]_i_2 
       (.I0(\slv_reg8_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_19),
        .O(\slv_reg6_reg[21] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg6_reg[22] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_38),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[22]_i_2 
       (.I0(\slv_reg8_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_21),
        .O(\slv_reg6_reg[22] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg6_reg[23] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_40),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[23]_i_3 
       (.I0(\slv_reg8_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_23),
        .O(\slv_reg6_reg[23] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg8_reg[16] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [0]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[16]_i_2 
       (.I0(\slv_reg8_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(mem_reg_9),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[16] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg8_reg[17] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [1]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[17]_i_2 
       (.I0(\slv_reg8_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(mem_reg_11),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[17] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg8_reg[18] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [2]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[18]_i_2 
       (.I0(\slv_reg8_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(mem_reg_13),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[18] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg8_reg[19] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [3]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[19]_i_2 
       (.I0(\slv_reg8_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(mem_reg_15),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[19] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg8_reg[20] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [4]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[20]_i_2 
       (.I0(\slv_reg8_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_16),
        .I4(mem_reg_17),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[20] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg8_reg[21] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [5]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[21]_i_2 
       (.I0(\slv_reg8_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_18),
        .I4(mem_reg_19),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[21] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg8_reg[22] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_39),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [6]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[22]_i_2 
       (.I0(\slv_reg8_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_20),
        .I4(mem_reg_21),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[22] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg8_reg[23]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_41),
        .I4(axi_wready_reg_0),
        .O(\slv_reg8_reg[23]_2 [7]));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[23]_i_3 
       (.I0(\slv_reg8_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_22),
        .I4(mem_reg_23),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg8_reg[23]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_17
   (\slv_reg6_reg[15] ,
    \slv_reg6_reg[15]_0 ,
    \slv_reg6_reg[14] ,
    \slv_reg6_reg[13] ,
    \slv_reg6_reg[12] ,
    \slv_reg6_reg[11] ,
    \slv_reg6_reg[10] ,
    \slv_reg6_reg[9] ,
    \slv_reg6_reg[8] ,
    \slv_reg6_reg[8]_0 ,
    \slv_reg6_reg[9]_0 ,
    \slv_reg6_reg[10]_0 ,
    \slv_reg6_reg[11]_0 ,
    \slv_reg6_reg[12]_0 ,
    \slv_reg6_reg[13]_0 ,
    \slv_reg6_reg[14]_0 ,
    \slv_reg6_reg[15]_1 ,
    \slv_reg6_reg[15]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_0,
    DOADO,
    mem_reg_1,
    p_addr_next1,
    \slv_reg2_reg[0]_0 ,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_2,
    \slv_reg2_reg[0]_1 ,
    mem_reg_3,
    \slv_reg2_reg[0]_2 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_3 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    \slv_reg4_reg[8] ,
    \slv_reg4_reg[9] ,
    \slv_reg4_reg[10] ,
    \slv_reg4_reg[11] ,
    \slv_reg4_reg[12] ,
    \slv_reg4_reg[14] ,
    \slv_reg4_reg[15] ,
    \slv_reg4_reg[13] );
  output [7:0]\slv_reg6_reg[15] ;
  output \slv_reg6_reg[15]_0 ;
  output \slv_reg6_reg[14] ;
  output \slv_reg6_reg[13] ;
  output \slv_reg6_reg[12] ;
  output \slv_reg6_reg[11] ;
  output \slv_reg6_reg[10] ;
  output \slv_reg6_reg[9] ;
  output \slv_reg6_reg[8] ;
  output \slv_reg6_reg[8]_0 ;
  output \slv_reg6_reg[9]_0 ;
  output \slv_reg6_reg[10]_0 ;
  output \slv_reg6_reg[11]_0 ;
  output \slv_reg6_reg[12]_0 ;
  output \slv_reg6_reg[13]_0 ;
  output \slv_reg6_reg[14]_0 ;
  output \slv_reg6_reg[15]_1 ;
  output [7:0]\slv_reg6_reg[15]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_0;
  input [7:0]DOADO;
  input [7:0]mem_reg_1;
  input [0:0]p_addr_next1;
  input \slv_reg2_reg[0]_0 ;
  input [0:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_2;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_3 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input \slv_reg4_reg[8] ;
  input \slv_reg4_reg[9] ;
  input \slv_reg4_reg[10] ;
  input \slv_reg4_reg[11] ;
  input \slv_reg4_reg[12] ;
  input \slv_reg4_reg[14] ;
  input \slv_reg4_reg[15] ;
  input \slv_reg4_reg[13] ;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[26]_15 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[26]_113 ;
  wire \p_wr_en1[26]_86 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg4_reg[10] ;
  wire \slv_reg4_reg[11] ;
  wire \slv_reg4_reg[12] ;
  wire \slv_reg4_reg[13] ;
  wire \slv_reg4_reg[14] ;
  wire \slv_reg4_reg[15] ;
  wire \slv_reg4_reg[8] ;
  wire \slv_reg4_reg[9] ;
  wire \slv_reg6_reg[10] ;
  wire \slv_reg6_reg[10]_0 ;
  wire \slv_reg6_reg[11] ;
  wire \slv_reg6_reg[11]_0 ;
  wire \slv_reg6_reg[12] ;
  wire \slv_reg6_reg[12]_0 ;
  wire \slv_reg6_reg[13] ;
  wire \slv_reg6_reg[13]_0 ;
  wire \slv_reg6_reg[14] ;
  wire \slv_reg6_reg[14]_0 ;
  wire [7:0]\slv_reg6_reg[15] ;
  wire \slv_reg6_reg[15]_0 ;
  wire \slv_reg6_reg[15]_1 ;
  wire [7:0]\slv_reg6_reg[15]_2 ;
  wire \slv_reg6_reg[8] ;
  wire \slv_reg6_reg[8]_0 ;
  wire \slv_reg6_reg[9] ;
  wire \slv_reg6_reg[9]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[26]_15 [6:2],p_addr_curr1[1],\p_addr1[26]_15 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[26]_113 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg6_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[26]_86 ,\p_wr_en1[26]_86 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_10__20
       (.I0(\slv_reg4_reg[12] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [4]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_11__20
       (.I0(\slv_reg4_reg[11] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [3]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_12__20
       (.I0(\slv_reg4_reg[10] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [2]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_13__21
       (.I0(\slv_reg4_reg[9] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [1]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_14__21
       (.I0(\slv_reg4_reg[8] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [0]));
  LUT6 #(
    .INIT(64'h002A800000000000)) 
    mem_reg_i_15__13
       (.I0(O),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[26]_86 ));
  LUT6 #(
    .INIT(64'hFFFFAABF0000AA80)) 
    mem_reg_i_1__22
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[26]_15 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__7
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[26]_15 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__24
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[26]_15 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__26
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[26]_15 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__27
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[26]_15 [2]));
  LUT6 #(
    .INIT(64'h777F7F7F88808080)) 
    mem_reg_i_6__6
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(O),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[26]_15 [0]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_7__19
       (.I0(\slv_reg4_reg[15] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [7]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_8__19
       (.I0(\slv_reg4_reg[14] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [6]));
  LUT6 #(
    .INIT(64'h2222288800000000)) 
    mem_reg_i_9__18
       (.I0(\slv_reg4_reg[13] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[26]_113 [5]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [2]),
        .I3(mem_reg_0[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_1[2]),
        .O(\slv_reg6_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [3]),
        .I3(mem_reg_0[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_1[3]),
        .O(\slv_reg6_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [4]),
        .I3(mem_reg_0[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_1[4]),
        .O(\slv_reg6_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [5]),
        .I3(mem_reg_0[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_1[5]),
        .O(\slv_reg6_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [6]),
        .I3(mem_reg_0[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_1[6]),
        .O(\slv_reg6_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_7 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [7]),
        .I3(mem_reg_0[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_1[7]),
        .O(\slv_reg6_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [0]),
        .I3(mem_reg_0[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_1[0]),
        .O(\slv_reg6_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_5 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg6_reg[15] [1]),
        .I3(mem_reg_0[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_1[1]),
        .O(\slv_reg6_reg[9] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg6_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[10]_i_2 
       (.I0(\slv_reg6_reg[10] ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_10),
        .O(\slv_reg6_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg6_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[11]_i_2 
       (.I0(\slv_reg6_reg[11] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_13),
        .O(\slv_reg6_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg6_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[12]_i_2 
       (.I0(\slv_reg6_reg[12] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_16),
        .O(\slv_reg6_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg6_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[13]_i_2 
       (.I0(\slv_reg6_reg[13] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_19),
        .O(\slv_reg6_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg6_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[14]_i_2 
       (.I0(\slv_reg6_reg[14] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_22),
        .O(\slv_reg6_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg6_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[15]_i_3 
       (.I0(\slv_reg6_reg[15]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_25),
        .O(\slv_reg6_reg[15]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg6_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[8]_i_2 
       (.I0(\slv_reg6_reg[8] ),
        .I1(mem_reg_2),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_3),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_4),
        .O(\slv_reg6_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg6_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[9]_i_2 
       (.I0(\slv_reg6_reg[9] ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_7),
        .O(\slv_reg6_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_18
   (\slv_reg6_reg[7] ,
    \slv_reg6_reg[0] ,
    \slv_reg6_reg[0]_0 ,
    \slv_reg6_reg[1] ,
    \slv_reg6_reg[1]_0 ,
    \slv_reg6_reg[2] ,
    \slv_reg6_reg[2]_0 ,
    \slv_reg6_reg[3] ,
    \slv_reg6_reg[3]_0 ,
    \slv_reg6_reg[4] ,
    \slv_reg6_reg[4]_0 ,
    \slv_reg6_reg[5] ,
    \slv_reg6_reg[5]_0 ,
    \slv_reg6_reg[6] ,
    \slv_reg6_reg[6]_0 ,
    \slv_reg6_reg[7]_0 ,
    \slv_reg6_reg[7]_1 ,
    \slv_reg6_reg[7]_2 ,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    \slv_reg2_reg[0] ,
    O,
    p_addr_curr1,
    \slv_reg1_reg[0] ,
    p_addr_next1,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    DOADO,
    s00_axi_wdata,
    \slv_reg2_reg[0]_0 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    Q);
  output [7:0]\slv_reg6_reg[7] ;
  output \slv_reg6_reg[0] ;
  output \slv_reg6_reg[0]_0 ;
  output \slv_reg6_reg[1] ;
  output \slv_reg6_reg[1]_0 ;
  output \slv_reg6_reg[2] ;
  output \slv_reg6_reg[2]_0 ;
  output \slv_reg6_reg[3] ;
  output \slv_reg6_reg[3]_0 ;
  output \slv_reg6_reg[4] ;
  output \slv_reg6_reg[4]_0 ;
  output \slv_reg6_reg[5] ;
  output \slv_reg6_reg[5]_0 ;
  output \slv_reg6_reg[6] ;
  output \slv_reg6_reg[6]_0 ;
  output \slv_reg6_reg[7]_0 ;
  output \slv_reg6_reg[7]_1 ;
  output [7:0]\slv_reg6_reg[7]_2 ;
  input s00_axi_aclk;
  input [1:0]\slv_reg3_reg[0] ;
  input [3:0]\slv_reg2_reg[0] ;
  input [1:0]O;
  input [3:0]p_addr_curr1;
  input \slv_reg1_reg[0] ;
  input [0:0]p_addr_next1;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]DOADO;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [1:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_15__19_n_0;
  wire mem_reg_i_16__6_n_0;
  wire mem_reg_i_17__8_n_0;
  wire mem_reg_i_18__8_n_0;
  wire mem_reg_i_19__7_n_0;
  wire mem_reg_i_20__9_n_0;
  wire mem_reg_i_21__8_n_0;
  wire mem_reg_i_22__8_n_0;
  wire mem_reg_i_23__8_n_0;
  wire mem_reg_i_24__6_n_0;
  wire mem_reg_i_25__6_n_0;
  wire mem_reg_i_26__5_n_0;
  wire mem_reg_i_27__6_n_0;
  wire mem_reg_i_28__5_n_0;
  wire mem_reg_i_29__5_n_0;
  wire mem_reg_i_30__3_n_0;
  wire mem_reg_i_5__10_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:3]\p_addr1[27]_20 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[27]_117 ;
  wire \p_wr_en1[27]_66 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire [1:0]\slv_reg3_reg[0] ;
  wire \slv_reg6_reg[0] ;
  wire \slv_reg6_reg[0]_0 ;
  wire \slv_reg6_reg[1] ;
  wire \slv_reg6_reg[1]_0 ;
  wire \slv_reg6_reg[2] ;
  wire \slv_reg6_reg[2]_0 ;
  wire \slv_reg6_reg[3] ;
  wire \slv_reg6_reg[3]_0 ;
  wire \slv_reg6_reg[4] ;
  wire \slv_reg6_reg[4]_0 ;
  wire \slv_reg6_reg[5] ;
  wire \slv_reg6_reg[5]_0 ;
  wire \slv_reg6_reg[6] ;
  wire \slv_reg6_reg[6]_0 ;
  wire [7:0]\slv_reg6_reg[7] ;
  wire \slv_reg6_reg[7]_0 ;
  wire \slv_reg6_reg[7]_1 ;
  wire [7:0]\slv_reg6_reg[7]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[27]_20 ,\slv_reg3_reg[0] ,mem_reg_i_5__10_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[27]_117 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg6_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[27]_66 ,\p_wr_en1[27]_66 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 mem_reg_i_10__22
       (.I0(mem_reg_i_23__8_n_0),
        .I1(mem_reg_i_24__6_n_0),
        .O(\p_wr_data1[27]_117 [3]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_11__22
       (.I0(mem_reg_i_25__6_n_0),
        .I1(mem_reg_i_26__5_n_0),
        .O(\p_wr_data1[27]_117 [2]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_12__22
       (.I0(mem_reg_i_27__6_n_0),
        .I1(mem_reg_i_28__5_n_0),
        .O(\p_wr_data1[27]_117 [1]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_13__23
       (.I0(mem_reg_i_29__5_n_0),
        .I1(mem_reg_i_30__3_n_0),
        .O(\p_wr_data1[27]_117 [0]),
        .S(\slv_reg2_reg[0] [0]));
  LUT4 #(
    .INIT(16'h0800)) 
    mem_reg_i_14__0
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[27]_66 ));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_15__19
       (.I0(Q[31]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[15]),
        .O(mem_reg_i_15__19_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_16__6
       (.I0(Q[7]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[23]),
        .O(mem_reg_i_16__6_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_17__8
       (.I0(Q[30]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[14]),
        .O(mem_reg_i_17__8_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_18__8
       (.I0(Q[6]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[22]),
        .O(mem_reg_i_18__8_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_19__7
       (.I0(Q[29]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[13]),
        .O(mem_reg_i_19__7_n_0));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    mem_reg_i_1__2
       (.I0(p_addr_curr1[3]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(p_addr_next1),
        .O(\p_addr1[27]_20 [6]));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_20__9
       (.I0(Q[5]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[21]),
        .O(mem_reg_i_20__9_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_21__8
       (.I0(Q[28]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[12]),
        .O(mem_reg_i_21__8_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_22__8
       (.I0(Q[4]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[20]),
        .O(mem_reg_i_22__8_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_23__8
       (.I0(Q[27]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[11]),
        .O(mem_reg_i_23__8_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_24__6
       (.I0(Q[3]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[19]),
        .O(mem_reg_i_24__6_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_25__6
       (.I0(Q[26]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[10]),
        .O(mem_reg_i_25__6_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_26__5
       (.I0(Q[2]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[18]),
        .O(mem_reg_i_26__5_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_27__6
       (.I0(Q[25]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[9]),
        .O(mem_reg_i_27__6_n_0));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_28__5
       (.I0(Q[1]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[17]),
        .O(mem_reg_i_28__5_n_0));
  LUT6 #(
    .INIT(64'h00E0000000200000)) 
    mem_reg_i_29__5
       (.I0(Q[24]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[8]),
        .O(mem_reg_i_29__5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__27
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[27]_20 [5]));
  LUT6 #(
    .INIT(64'h008C000000800000)) 
    mem_reg_i_30__3
       (.I0(Q[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O[0]),
        .I5(Q[16]),
        .O(mem_reg_i_30__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__7
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[27]_20 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__10
       (.I0(p_addr_curr1[0]),
        .O(\p_addr1[27]_20 [3]));
  LUT4 #(
    .INIT(16'h7F80)) 
    mem_reg_i_5__10
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O[0]),
        .I3(O[1]),
        .O(mem_reg_i_5__10_n_0));
  MUXF7 mem_reg_i_6__25
       (.I0(mem_reg_i_15__19_n_0),
        .I1(mem_reg_i_16__6_n_0),
        .O(\p_wr_data1[27]_117 [7]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_7__22
       (.I0(mem_reg_i_17__8_n_0),
        .I1(mem_reg_i_18__8_n_0),
        .O(\p_wr_data1[27]_117 [6]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_8__21
       (.I0(mem_reg_i_19__7_n_0),
        .I1(mem_reg_i_20__9_n_0),
        .O(\p_wr_data1[27]_117 [5]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_9__20
       (.I0(mem_reg_i_21__8_n_0),
        .I1(mem_reg_i_22__8_n_0),
        .O(\p_wr_data1[27]_117 [4]),
        .S(\slv_reg2_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_5 
       (.I0(\slv_reg6_reg[7] [0]),
        .I1(mem_reg_24[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[0]),
        .O(\slv_reg6_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_5 
       (.I0(\slv_reg6_reg[7] [1]),
        .I1(mem_reg_24[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[1]),
        .O(\slv_reg6_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_5 
       (.I0(\slv_reg6_reg[7] [2]),
        .I1(mem_reg_24[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[2]),
        .O(\slv_reg6_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_5 
       (.I0(\slv_reg6_reg[7] [3]),
        .I1(mem_reg_24[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[3]),
        .O(\slv_reg6_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_5 
       (.I0(\slv_reg6_reg[7] [4]),
        .I1(mem_reg_24[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[4]),
        .O(\slv_reg6_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_5 
       (.I0(\slv_reg6_reg[7] [5]),
        .I1(mem_reg_24[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[5]),
        .O(\slv_reg6_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_5 
       (.I0(\slv_reg6_reg[7] [6]),
        .I1(mem_reg_24[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[6]),
        .O(\slv_reg6_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_6 
       (.I0(\slv_reg6_reg[7] [7]),
        .I1(mem_reg_24[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[7]),
        .O(\slv_reg6_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg6_reg[0] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[0]_i_2 
       (.I0(\slv_reg6_reg[0]_0 ),
        .I1(mem_reg_0),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_1),
        .I5(mem_reg_2),
        .O(\slv_reg6_reg[0] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg6_reg[1] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[1]_i_2 
       (.I0(\slv_reg6_reg[1]_0 ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_4),
        .I5(mem_reg_5),
        .O(\slv_reg6_reg[1] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg6_reg[2] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[2]_i_2 
       (.I0(\slv_reg6_reg[2]_0 ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_7),
        .I5(mem_reg_8),
        .O(\slv_reg6_reg[2] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg6_reg[3] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[3]_i_2 
       (.I0(\slv_reg6_reg[3]_0 ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_10),
        .I5(mem_reg_11),
        .O(\slv_reg6_reg[3] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg6_reg[4] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[4]_i_2 
       (.I0(\slv_reg6_reg[4]_0 ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_13),
        .I5(mem_reg_14),
        .O(\slv_reg6_reg[4] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg6_reg[5] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[5]_i_2 
       (.I0(\slv_reg6_reg[5]_0 ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_16),
        .I5(mem_reg_17),
        .O(\slv_reg6_reg[5] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg6_reg[6] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[6]_i_2 
       (.I0(\slv_reg6_reg[6]_0 ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_19),
        .I5(mem_reg_20),
        .O(\slv_reg6_reg[6] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg6[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg6_reg[7]_0 ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg6_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg6[7]_i_3 
       (.I0(\slv_reg6_reg[7]_1 ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_22),
        .I5(mem_reg_23),
        .O(\slv_reg6_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_19
   (DOADO,
    \slv_reg5_reg[31] ,
    \slv_reg5_reg[30] ,
    \slv_reg5_reg[29] ,
    \slv_reg5_reg[28] ,
    \slv_reg5_reg[27] ,
    \slv_reg5_reg[26] ,
    \slv_reg5_reg[25] ,
    \slv_reg5_reg[24] ,
    mem_reg_0,
    \slv_reg5_reg[24]_0 ,
    \slv_reg5_reg[25]_0 ,
    \slv_reg5_reg[26]_0 ,
    \slv_reg5_reg[27]_0 ,
    \slv_reg5_reg[28]_0 ,
    \slv_reg5_reg[29]_0 ,
    \slv_reg5_reg[30]_0 ,
    \slv_reg5_reg[31]_0 ,
    \slv_reg5_reg[31]_1 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    p_addr_next1,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_4,
    \slv_reg2_reg[0]_0 ,
    mem_reg_5,
    \slv_reg2_reg[0]_1 ,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_28,
    axi_wready_reg,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[25] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[27] ,
    \slv_reg4_reg[28] ,
    \slv_reg4_reg[29] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[31] );
  output [7:0]DOADO;
  output \slv_reg5_reg[31] ;
  output \slv_reg5_reg[30] ;
  output \slv_reg5_reg[29] ;
  output \slv_reg5_reg[28] ;
  output \slv_reg5_reg[27] ;
  output \slv_reg5_reg[26] ;
  output \slv_reg5_reg[25] ;
  output \slv_reg5_reg[24] ;
  output mem_reg_0;
  output \slv_reg5_reg[24]_0 ;
  output \slv_reg5_reg[25]_0 ;
  output \slv_reg5_reg[26]_0 ;
  output \slv_reg5_reg[27]_0 ;
  output \slv_reg5_reg[28]_0 ;
  output \slv_reg5_reg[29]_0 ;
  output \slv_reg5_reg[30]_0 ;
  output \slv_reg5_reg[31]_0 ;
  output [7:0]\slv_reg5_reg[31]_1 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input [7:0]mem_reg_3;
  input [0:0]p_addr_next1;
  input [0:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_5;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_28;
  input axi_wready_reg;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[25] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[27] ;
  input \slv_reg4_reg[28] ;
  input \slv_reg4_reg[29] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[31] ;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire [7:0]mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[28]_16 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[28]_94 ;
  wire \p_wr_en1[28]_85 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[25] ;
  wire \slv_reg4_reg[27] ;
  wire \slv_reg4_reg[28] ;
  wire \slv_reg4_reg[29] ;
  wire \slv_reg4_reg[31] ;
  wire \slv_reg5_reg[24] ;
  wire \slv_reg5_reg[24]_0 ;
  wire \slv_reg5_reg[25] ;
  wire \slv_reg5_reg[25]_0 ;
  wire \slv_reg5_reg[26] ;
  wire \slv_reg5_reg[26]_0 ;
  wire \slv_reg5_reg[27] ;
  wire \slv_reg5_reg[27]_0 ;
  wire \slv_reg5_reg[28] ;
  wire \slv_reg5_reg[28]_0 ;
  wire \slv_reg5_reg[29] ;
  wire \slv_reg5_reg[29]_0 ;
  wire \slv_reg5_reg[30] ;
  wire \slv_reg5_reg[30]_0 ;
  wire \slv_reg5_reg[31] ;
  wire \slv_reg5_reg[31]_0 ;
  wire [7:0]\slv_reg5_reg[31]_1 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[28]_16 [6:2],p_addr_curr1[1],\p_addr1[28]_16 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[28]_94 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[28]_85 ,\p_wr_en1[28]_85 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_10
       (.I0(\slv_reg4_reg[28] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [4]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_11__0
       (.I0(\slv_reg4_reg[27] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [3]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_12__3
       (.I0(\slv_reg4_reg[18] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [2]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_13__3
       (.I0(\slv_reg4_reg[25] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [1]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_14__5
       (.I0(\slv_reg4_reg[16] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [0]));
  LUT6 #(
    .INIT(64'h2228000000000000)) 
    mem_reg_i_15__12
       (.I0(O),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[28]_85 ));
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_16__15
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(O),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    mem_reg_i_1__25
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_0),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[28]_16 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__4
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[28]_16 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__26
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[28]_16 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__27
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[28]_16 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__28
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[28]_16 [2]));
  LUT6 #(
    .INIT(64'h7F7F7FFF80808000)) 
    mem_reg_i_6__3
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(O),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[28]_16 [0]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_7__0
       (.I0(\slv_reg4_reg[31] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [7]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_8
       (.I0(\slv_reg4_reg[22] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [6]));
  LUT6 #(
    .INIT(64'h0008888000000000)) 
    mem_reg_i_9
       (.I0(\slv_reg4_reg[29] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_data1[28]_94 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg5_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[24]_i_2 
       (.I0(\slv_reg5_reg[24] ),
        .I1(mem_reg_4),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_5),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_6),
        .O(\slv_reg5_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[0]),
        .I3(mem_reg_1[0]),
        .I4(mem_reg_2[0]),
        .I5(mem_reg_3[0]),
        .O(\slv_reg5_reg[24] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg5_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[25]_i_2 
       (.I0(\slv_reg5_reg[25] ),
        .I1(mem_reg_7),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_9),
        .O(\slv_reg5_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[1]),
        .I3(mem_reg_1[1]),
        .I4(mem_reg_2[1]),
        .I5(mem_reg_3[1]),
        .O(\slv_reg5_reg[25] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg5_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[26]_i_2 
       (.I0(\slv_reg5_reg[26] ),
        .I1(mem_reg_10),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_11),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_12),
        .O(\slv_reg5_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[2]),
        .I3(mem_reg_1[2]),
        .I4(mem_reg_2[2]),
        .I5(mem_reg_3[2]),
        .O(\slv_reg5_reg[26] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg5_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[27]_i_2 
       (.I0(\slv_reg5_reg[27] ),
        .I1(mem_reg_13),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_15),
        .O(\slv_reg5_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[3]),
        .I3(mem_reg_1[3]),
        .I4(mem_reg_2[3]),
        .I5(mem_reg_3[3]),
        .O(\slv_reg5_reg[27] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg5_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[28]_i_2 
       (.I0(\slv_reg5_reg[28] ),
        .I1(mem_reg_16),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_17),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_18),
        .O(\slv_reg5_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[4]),
        .I3(mem_reg_1[4]),
        .I4(mem_reg_2[4]),
        .I5(mem_reg_3[4]),
        .O(\slv_reg5_reg[28] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg5_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[29]_i_2 
       (.I0(\slv_reg5_reg[29] ),
        .I1(mem_reg_19),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_21),
        .O(\slv_reg5_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[5]),
        .I3(mem_reg_1[5]),
        .I4(mem_reg_2[5]),
        .I5(mem_reg_3[5]),
        .O(\slv_reg5_reg[29] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg5_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[30]_i_2 
       (.I0(\slv_reg5_reg[30] ),
        .I1(mem_reg_22),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_23),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_24),
        .O(\slv_reg5_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[6]),
        .I3(mem_reg_1[6]),
        .I4(mem_reg_2[6]),
        .I5(mem_reg_3[6]),
        .O(\slv_reg5_reg[30] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg5_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[31]_i_3 
       (.I0(\slv_reg5_reg[31] ),
        .I1(mem_reg_25),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_27),
        .O(\slv_reg5_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_6 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[7]),
        .I3(mem_reg_1[7]),
        .I4(mem_reg_2[7]),
        .I5(mem_reg_3[7]),
        .O(\slv_reg5_reg[31] ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_2
   (DOADO,
    \slv_reg9_reg[31] ,
    \slv_reg9_reg[30] ,
    \slv_reg9_reg[29] ,
    \slv_reg9_reg[28] ,
    \slv_reg9_reg[27] ,
    \slv_reg9_reg[26] ,
    \slv_reg9_reg[25] ,
    \slv_reg9_reg[24] ,
    \slv_reg9_reg[24]_0 ,
    \slv_reg9_reg[25]_0 ,
    \slv_reg9_reg[26]_0 ,
    \slv_reg9_reg[27]_0 ,
    \slv_reg9_reg[28]_0 ,
    \slv_reg9_reg[29]_0 ,
    \slv_reg9_reg[30]_0 ,
    \slv_reg9_reg[31]_0 ,
    \slv_reg9_reg[31]_1 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg2_reg[0] ,
    \slv_reg1_reg[0] ,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    \slv_reg2_reg[0]_1 ,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_27,
    axi_wready_reg,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    \slv_reg4_reg[31] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[29] ,
    \slv_reg4_reg[28] ,
    \slv_reg4_reg[27] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[25] ,
    \slv_reg4_reg[16] );
  output [7:0]DOADO;
  output \slv_reg9_reg[31] ;
  output \slv_reg9_reg[30] ;
  output \slv_reg9_reg[29] ;
  output \slv_reg9_reg[28] ;
  output \slv_reg9_reg[27] ;
  output \slv_reg9_reg[26] ;
  output \slv_reg9_reg[25] ;
  output \slv_reg9_reg[24] ;
  output \slv_reg9_reg[24]_0 ;
  output \slv_reg9_reg[25]_0 ;
  output \slv_reg9_reg[26]_0 ;
  output \slv_reg9_reg[27]_0 ;
  output \slv_reg9_reg[28]_0 ;
  output \slv_reg9_reg[29]_0 ;
  output \slv_reg9_reg[30]_0 ;
  output \slv_reg9_reg[31]_0 ;
  output [7:0]\slv_reg9_reg[31]_1 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg2_reg[0] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_27;
  input axi_wready_reg;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input \slv_reg4_reg[31] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[29] ;
  input \slv_reg4_reg[28] ;
  input \slv_reg4_reg[27] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[25] ;
  input \slv_reg4_reg[16] ;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[12]_1 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[12]_95 ;
  wire \p_wr_en1[12]_84 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[25] ;
  wire \slv_reg4_reg[27] ;
  wire \slv_reg4_reg[28] ;
  wire \slv_reg4_reg[29] ;
  wire \slv_reg4_reg[31] ;
  wire \slv_reg9_reg[24] ;
  wire \slv_reg9_reg[24]_0 ;
  wire \slv_reg9_reg[25] ;
  wire \slv_reg9_reg[25]_0 ;
  wire \slv_reg9_reg[26] ;
  wire \slv_reg9_reg[26]_0 ;
  wire \slv_reg9_reg[27] ;
  wire \slv_reg9_reg[27]_0 ;
  wire \slv_reg9_reg[28] ;
  wire \slv_reg9_reg[28]_0 ;
  wire \slv_reg9_reg[29] ;
  wire \slv_reg9_reg[29]_0 ;
  wire \slv_reg9_reg[30] ;
  wire \slv_reg9_reg[30]_0 ;
  wire \slv_reg9_reg[31] ;
  wire \slv_reg9_reg[31]_0 ;
  wire [7:0]\slv_reg9_reg[31]_1 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[12]_1 [6:2],p_addr_curr1[1],\p_addr1[12]_1 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[12]_95 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[12]_84 ,\p_wr_en1[12]_84 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_10__0
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[28] ),
        .O(\p_wr_data1[12]_95 [4]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_11__1
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[27] ),
        .O(\p_wr_data1[12]_95 [3]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_12__4
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[18] ),
        .O(\p_wr_data1[12]_95 [2]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_13__4
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[25] ),
        .O(\p_wr_data1[12]_95 [1]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_14__6
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[16] ),
        .O(\p_wr_data1[12]_95 [0]));
  LUT6 #(
    .INIT(64'h0202022000000000)) 
    mem_reg_i_15__11
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[1]),
        .I4(O[0]),
        .I5(O[3]),
        .O(\p_wr_en1[12]_84 ));
  LUT6 #(
    .INIT(64'hBABBBBBB8A888888)) 
    mem_reg_i_1__1
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(O[2]),
        .I4(O[3]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[12]_1 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__28
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[12]_1 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__6
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[12]_1 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__9
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[12]_1 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__13
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[12]_1 [2]));
  LUT6 #(
    .INIT(64'h0000777FFFFF8880)) 
    mem_reg_i_6__0
       (.I0(O[3]),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[12]_1 [0]));
  LUT6 #(
    .INIT(64'h0000000002A80000)) 
    mem_reg_i_7__1
       (.I0(\slv_reg4_reg[31] ),
        .I1(O[1]),
        .I2(O[0]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(\slv_reg2_reg[4] ),
        .O(\p_wr_data1[12]_95 [7]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_8__0
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[22] ),
        .O(\p_wr_data1[12]_95 [6]));
  LUT6 #(
    .INIT(64'h00001E0000000000)) 
    mem_reg_i_9__0
       (.I0(O[1]),
        .I1(O[0]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(\slv_reg4_reg[29] ),
        .O(\p_wr_data1[12]_95 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[24]_i_3 
       (.I0(\slv_reg9_reg[24] ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_4),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_5),
        .O(\slv_reg9_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(mem_reg_0[0]),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_2[0]),
        .O(\slv_reg9_reg[24] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[25]_i_3 
       (.I0(\slv_reg9_reg[25] ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_7),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_8),
        .O(\slv_reg9_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(mem_reg_0[1]),
        .I4(mem_reg_1[1]),
        .I5(mem_reg_2[1]),
        .O(\slv_reg9_reg[25] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[26]_i_3 
       (.I0(\slv_reg9_reg[26] ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_11),
        .O(\slv_reg9_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[2]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_1[2]),
        .I5(mem_reg_2[2]),
        .O(\slv_reg9_reg[26] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[27]_i_3 
       (.I0(\slv_reg9_reg[27] ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_14),
        .O(\slv_reg9_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[3]),
        .I3(mem_reg_0[3]),
        .I4(mem_reg_1[3]),
        .I5(mem_reg_2[3]),
        .O(\slv_reg9_reg[27] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[28]_i_3 
       (.I0(\slv_reg9_reg[28] ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_17),
        .O(\slv_reg9_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[4]),
        .I3(mem_reg_0[4]),
        .I4(mem_reg_1[4]),
        .I5(mem_reg_2[4]),
        .O(\slv_reg9_reg[28] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[29]_i_3 
       (.I0(\slv_reg9_reg[29] ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_20),
        .O(\slv_reg9_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[5]),
        .I3(mem_reg_0[5]),
        .I4(mem_reg_1[5]),
        .I5(mem_reg_2[5]),
        .O(\slv_reg9_reg[29] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[30]_i_3 
       (.I0(\slv_reg9_reg[30] ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_23),
        .O(\slv_reg9_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[6]),
        .I3(mem_reg_0[6]),
        .I4(mem_reg_1[6]),
        .I5(mem_reg_2[6]),
        .O(\slv_reg9_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_12 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[7]),
        .I3(mem_reg_0[7]),
        .I4(mem_reg_1[7]),
        .I5(mem_reg_2[7]),
        .O(\slv_reg9_reg[31] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[31]_i_5 
       (.I0(\slv_reg9_reg[31] ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_26),
        .O(\slv_reg9_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg9_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg9_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg9_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg9_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg9_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg9_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg9_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg9_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[31]_1 [7]));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_20
   (\slv_reg7_reg[23] ,
    \slv_reg7_reg[16] ,
    \slv_reg7_reg[16]_0 ,
    \slv_reg5_reg[16] ,
    \slv_reg7_reg[17] ,
    \slv_reg7_reg[17]_0 ,
    \slv_reg5_reg[17] ,
    \slv_reg7_reg[18] ,
    \slv_reg7_reg[18]_0 ,
    \slv_reg5_reg[18] ,
    \slv_reg7_reg[19] ,
    \slv_reg7_reg[19]_0 ,
    \slv_reg5_reg[19] ,
    \slv_reg7_reg[20] ,
    \slv_reg7_reg[20]_0 ,
    \slv_reg5_reg[20] ,
    \slv_reg7_reg[21] ,
    \slv_reg7_reg[21]_0 ,
    \slv_reg5_reg[21] ,
    \slv_reg7_reg[22] ,
    \slv_reg7_reg[22]_0 ,
    \slv_reg5_reg[22] ,
    \slv_reg7_reg[23]_0 ,
    \slv_reg7_reg[23]_1 ,
    \slv_reg5_reg[23] ,
    \slv_reg5_reg[23]_0 ,
    \slv_reg7_reg[23]_2 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    p_addr_next1,
    O,
    \slv_reg1_reg[0] ,
    DOADO,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_0 ,
    mem_reg_26,
    axi_wready_reg,
    \slv_reg2_reg[0]_1 ,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    Q);
  output [7:0]\slv_reg7_reg[23] ;
  output \slv_reg7_reg[16] ;
  output \slv_reg7_reg[16]_0 ;
  output \slv_reg5_reg[16] ;
  output \slv_reg7_reg[17] ;
  output \slv_reg7_reg[17]_0 ;
  output \slv_reg5_reg[17] ;
  output \slv_reg7_reg[18] ;
  output \slv_reg7_reg[18]_0 ;
  output \slv_reg5_reg[18] ;
  output \slv_reg7_reg[19] ;
  output \slv_reg7_reg[19]_0 ;
  output \slv_reg5_reg[19] ;
  output \slv_reg7_reg[20] ;
  output \slv_reg7_reg[20]_0 ;
  output \slv_reg5_reg[20] ;
  output \slv_reg7_reg[21] ;
  output \slv_reg7_reg[21]_0 ;
  output \slv_reg5_reg[21] ;
  output \slv_reg7_reg[22] ;
  output \slv_reg7_reg[22]_0 ;
  output \slv_reg5_reg[22] ;
  output \slv_reg7_reg[23]_0 ;
  output \slv_reg7_reg[23]_1 ;
  output \slv_reg5_reg[23] ;
  output [7:0]\slv_reg5_reg[23]_0 ;
  output [7:0]\slv_reg7_reg[23]_2 ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [0:0]p_addr_next1;
  input [0:0]O;
  input \slv_reg1_reg[0] ;
  input [7:0]DOADO;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_26;
  input axi_wready_reg;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_24__7_n_0;
  wire mem_reg_i_25__5_n_0;
  wire mem_reg_i_26__6_n_0;
  wire mem_reg_i_27__5_n_0;
  wire mem_reg_i_28__6_n_0;
  wire mem_reg_i_29__4_n_0;
  wire mem_reg_i_30__4_n_0;
  wire mem_reg_i_31__2_n_0;
  wire mem_reg_i_32__1_n_0;
  wire mem_reg_i_33__0_n_0;
  wire mem_reg_i_34__0_n_0;
  wire mem_reg_i_35__0_n_0;
  wire mem_reg_i_36__0_n_0;
  wire mem_reg_i_37__0_n_0;
  wire mem_reg_i_38__0_n_0;
  wire mem_reg_i_39_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[29]_17 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[29]_109 ;
  wire \p_wr_en1[29]_81 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg5_reg[16] ;
  wire \slv_reg5_reg[17] ;
  wire \slv_reg5_reg[18] ;
  wire \slv_reg5_reg[19] ;
  wire \slv_reg5_reg[20] ;
  wire \slv_reg5_reg[21] ;
  wire \slv_reg5_reg[22] ;
  wire \slv_reg5_reg[23] ;
  wire [7:0]\slv_reg5_reg[23]_0 ;
  wire \slv_reg7_reg[16] ;
  wire \slv_reg7_reg[16]_0 ;
  wire \slv_reg7_reg[17] ;
  wire \slv_reg7_reg[17]_0 ;
  wire \slv_reg7_reg[18] ;
  wire \slv_reg7_reg[18]_0 ;
  wire \slv_reg7_reg[19] ;
  wire \slv_reg7_reg[19]_0 ;
  wire \slv_reg7_reg[20] ;
  wire \slv_reg7_reg[20]_0 ;
  wire \slv_reg7_reg[21] ;
  wire \slv_reg7_reg[21]_0 ;
  wire \slv_reg7_reg[22] ;
  wire \slv_reg7_reg[22]_0 ;
  wire [7:0]\slv_reg7_reg[23] ;
  wire \slv_reg7_reg[23]_0 ;
  wire \slv_reg7_reg[23]_1 ;
  wire [7:0]\slv_reg7_reg[23]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[29]_17 [6:2],p_addr_curr1[1],\p_addr1[29]_17 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[29]_109 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg7_reg[23] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[29]_81 ,\p_wr_en1[29]_81 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_10__14
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_3),
        .O(\p_wr_data1[29]_109 [4]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_11__14
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_4),
        .O(\p_wr_data1[29]_109 [3]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_12__16
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_5),
        .O(\p_wr_data1[29]_109 [2]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_13__17
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_6),
        .O(\p_wr_data1[29]_109 [1]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_14__19
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_7),
        .O(\p_wr_data1[29]_109 [0]));
  LUT5 #(
    .INIT(32'h28000000)) 
    mem_reg_i_15__8
       (.I0(O),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[29]_81 ));
  MUXF7 mem_reg_i_16__5
       (.I0(mem_reg_i_24__7_n_0),
        .I1(mem_reg_i_25__5_n_0),
        .O(mem_reg_0),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_17__7
       (.I0(mem_reg_i_26__6_n_0),
        .I1(mem_reg_i_27__5_n_0),
        .O(mem_reg_1),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_18__7
       (.I0(mem_reg_i_28__6_n_0),
        .I1(mem_reg_i_29__4_n_0),
        .O(mem_reg_2),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_19__6
       (.I0(mem_reg_i_30__4_n_0),
        .I1(mem_reg_i_31__2_n_0),
        .O(mem_reg_3),
        .S(\slv_reg2_reg[0] [0]));
  LUT6 #(
    .INIT(64'hBFFFFFFF80000000)) 
    mem_reg_i_1__27
       (.I0(p_addr_next1),
        .I1(O),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[29]_17 [6]));
  MUXF7 mem_reg_i_20__8
       (.I0(mem_reg_i_32__1_n_0),
        .I1(mem_reg_i_33__0_n_0),
        .O(mem_reg_4),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_21__7
       (.I0(mem_reg_i_34__0_n_0),
        .I1(mem_reg_i_35__0_n_0),
        .O(mem_reg_5),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_22__7
       (.I0(mem_reg_i_36__0_n_0),
        .I1(mem_reg_i_37__0_n_0),
        .O(mem_reg_6),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_23__7
       (.I0(mem_reg_i_38__0_n_0),
        .I1(mem_reg_i_39_n_0),
        .O(mem_reg_7),
        .S(\slv_reg2_reg[0] [0]));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_24__7
       (.I0(Q[15]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[31]),
        .O(mem_reg_i_24__7_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_25__5
       (.I0(Q[23]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[7]),
        .O(mem_reg_i_25__5_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_26__6
       (.I0(Q[14]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[30]),
        .O(mem_reg_i_26__6_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_27__5
       (.I0(Q[22]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[6]),
        .O(mem_reg_i_27__5_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_28__6
       (.I0(Q[13]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[29]),
        .O(mem_reg_i_28__6_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_29__4
       (.I0(Q[21]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[5]),
        .O(mem_reg_i_29__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__2
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[29]_17 [5]));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_30__4
       (.I0(Q[12]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[28]),
        .O(mem_reg_i_30__4_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_31__2
       (.I0(Q[20]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[4]),
        .O(mem_reg_i_31__2_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_32__1
       (.I0(Q[11]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[27]),
        .O(mem_reg_i_32__1_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_33__0
       (.I0(Q[19]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[3]),
        .O(mem_reg_i_33__0_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_34__0
       (.I0(Q[10]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[26]),
        .O(mem_reg_i_34__0_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_35__0
       (.I0(Q[18]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[2]),
        .O(mem_reg_i_35__0_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_36__0
       (.I0(Q[9]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[25]),
        .O(mem_reg_i_36__0_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_37__0
       (.I0(Q[17]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[1]),
        .O(mem_reg_i_37__0_n_0));
  LUT5 #(
    .INIT(32'hCF7FFF7F)) 
    mem_reg_i_38__0
       (.I0(Q[8]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[24]),
        .O(mem_reg_i_38__0_n_0));
  LUT5 #(
    .INIT(32'hD3FFDFFF)) 
    mem_reg_i_39
       (.I0(Q[16]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(Q[0]),
        .O(mem_reg_i_39_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__28
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[29]_17 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__28
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[29]_17 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__29
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[29]_17 [2]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    mem_reg_i_6__2
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[29]_17 [0]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_7__14
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_0),
        .O(\p_wr_data1[29]_109 [7]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_8__13
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_1),
        .O(\p_wr_data1[29]_109 [6]));
  LUT5 #(
    .INIT(32'h00007F80)) 
    mem_reg_i_9__12
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(mem_reg_2),
        .O(\p_wr_data1[29]_109 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg5_reg[16] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [0]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[16]_i_2 
       (.I0(\slv_reg7_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_9),
        .O(\slv_reg5_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_4 
       (.I0(\slv_reg7_reg[23] [0]),
        .I1(DOADO[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[0]),
        .O(\slv_reg7_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg5_reg[17] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [1]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[17]_i_2 
       (.I0(\slv_reg7_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_11),
        .O(\slv_reg5_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_4 
       (.I0(\slv_reg7_reg[23] [1]),
        .I1(DOADO[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[1]),
        .O(\slv_reg7_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg5_reg[18] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [2]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[18]_i_2 
       (.I0(\slv_reg7_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_13),
        .O(\slv_reg5_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_4 
       (.I0(\slv_reg7_reg[23] [2]),
        .I1(DOADO[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[2]),
        .O(\slv_reg7_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg5_reg[19] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [3]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[19]_i_2 
       (.I0(\slv_reg7_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_15),
        .O(\slv_reg5_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_4 
       (.I0(\slv_reg7_reg[23] [3]),
        .I1(DOADO[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[3]),
        .O(\slv_reg7_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg5_reg[20] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [4]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[20]_i_2 
       (.I0(\slv_reg7_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_17),
        .O(\slv_reg5_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_4 
       (.I0(\slv_reg7_reg[23] [4]),
        .I1(DOADO[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[4]),
        .O(\slv_reg7_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg5_reg[21] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [5]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[21]_i_2 
       (.I0(\slv_reg7_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_19),
        .O(\slv_reg5_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_4 
       (.I0(\slv_reg7_reg[23] [5]),
        .I1(DOADO[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[5]),
        .O(\slv_reg7_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg5_reg[22] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_38),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [6]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[22]_i_2 
       (.I0(\slv_reg7_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_21),
        .O(\slv_reg5_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_4 
       (.I0(\slv_reg7_reg[23] [6]),
        .I1(DOADO[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[6]),
        .O(\slv_reg7_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg5_reg[23] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_40),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[23]_0 [7]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[23]_i_3 
       (.I0(\slv_reg7_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_23),
        .O(\slv_reg5_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_6 
       (.I0(\slv_reg7_reg[23] [7]),
        .I1(DOADO[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_24[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_25[7]),
        .O(\slv_reg7_reg[23]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg7_reg[16] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [0]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[16]_i_2 
       (.I0(\slv_reg7_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(mem_reg_9),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[16] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg7_reg[17] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [1]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[17]_i_2 
       (.I0(\slv_reg7_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(mem_reg_11),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[17] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg7_reg[18] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [2]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[18]_i_2 
       (.I0(\slv_reg7_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(mem_reg_13),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[18] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg7_reg[19] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [3]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[19]_i_2 
       (.I0(\slv_reg7_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(mem_reg_15),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[19] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg7_reg[20] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [4]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[20]_i_2 
       (.I0(\slv_reg7_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_16),
        .I4(mem_reg_17),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[20] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg7_reg[21] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [5]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[21]_i_2 
       (.I0(\slv_reg7_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_18),
        .I4(mem_reg_19),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[21] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg7_reg[22] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_39),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [6]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[22]_i_2 
       (.I0(\slv_reg7_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_20),
        .I4(mem_reg_21),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[22] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg7[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg7_reg[23]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_41),
        .I4(axi_wready_reg),
        .O(\slv_reg7_reg[23]_2 [7]));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[23]_i_3 
       (.I0(\slv_reg7_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_22),
        .I4(mem_reg_23),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg7_reg[23]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_21
   (\slv_reg12_reg[15] ,
    \slv_reg12_reg[15]_0 ,
    \slv_reg12_reg[14] ,
    \slv_reg12_reg[13] ,
    \slv_reg12_reg[12] ,
    \slv_reg12_reg[11] ,
    \slv_reg12_reg[10] ,
    \slv_reg12_reg[9] ,
    \slv_reg12_reg[8] ,
    \slv_reg12_reg[8]_0 ,
    \slv_reg12_reg[9]_0 ,
    \slv_reg12_reg[10]_0 ,
    \slv_reg12_reg[11]_0 ,
    \slv_reg12_reg[12]_0 ,
    \slv_reg12_reg[13]_0 ,
    \slv_reg12_reg[14]_0 ,
    \slv_reg12_reg[15]_1 ,
    \slv_reg12_reg[15]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_0,
    DOADO,
    mem_reg_1,
    p_addr_next1,
    \slv_reg2_reg[0]_0 ,
    \slv_reg1_reg[0] ,
    O,
    mem_reg_2,
    \slv_reg2_reg[0]_1 ,
    mem_reg_3,
    \slv_reg2_reg[0]_2 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_3 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    \slv_reg4_reg[8] ,
    \slv_reg4_reg[9] ,
    \slv_reg4_reg[10] ,
    \slv_reg4_reg[11] ,
    \slv_reg4_reg[12] ,
    \slv_reg4_reg[14] ,
    \slv_reg4_reg[15] ,
    \slv_reg4_reg[13] );
  output [7:0]\slv_reg12_reg[15] ;
  output \slv_reg12_reg[15]_0 ;
  output \slv_reg12_reg[14] ;
  output \slv_reg12_reg[13] ;
  output \slv_reg12_reg[12] ;
  output \slv_reg12_reg[11] ;
  output \slv_reg12_reg[10] ;
  output \slv_reg12_reg[9] ;
  output \slv_reg12_reg[8] ;
  output \slv_reg12_reg[8]_0 ;
  output \slv_reg12_reg[9]_0 ;
  output \slv_reg12_reg[10]_0 ;
  output \slv_reg12_reg[11]_0 ;
  output \slv_reg12_reg[12]_0 ;
  output \slv_reg12_reg[13]_0 ;
  output \slv_reg12_reg[14]_0 ;
  output \slv_reg12_reg[15]_1 ;
  output [7:0]\slv_reg12_reg[15]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_0;
  input [7:0]DOADO;
  input [7:0]mem_reg_1;
  input [0:0]p_addr_next1;
  input \slv_reg2_reg[0]_0 ;
  input \slv_reg1_reg[0] ;
  input [0:0]O;
  input mem_reg_2;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_3 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input \slv_reg4_reg[8] ;
  input \slv_reg4_reg[9] ;
  input \slv_reg4_reg[10] ;
  input \slv_reg4_reg[11] ;
  input \slv_reg4_reg[12] ;
  input \slv_reg4_reg[14] ;
  input \slv_reg4_reg[15] ;
  input \slv_reg4_reg[13] ;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[2]_10 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[2]_114 ;
  wire \p_wr_en1[2]_89 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg12_reg[10] ;
  wire \slv_reg12_reg[10]_0 ;
  wire \slv_reg12_reg[11] ;
  wire \slv_reg12_reg[11]_0 ;
  wire \slv_reg12_reg[12] ;
  wire \slv_reg12_reg[12]_0 ;
  wire \slv_reg12_reg[13] ;
  wire \slv_reg12_reg[13]_0 ;
  wire \slv_reg12_reg[14] ;
  wire \slv_reg12_reg[14]_0 ;
  wire [7:0]\slv_reg12_reg[15] ;
  wire \slv_reg12_reg[15]_0 ;
  wire \slv_reg12_reg[15]_1 ;
  wire [7:0]\slv_reg12_reg[15]_2 ;
  wire \slv_reg12_reg[8] ;
  wire \slv_reg12_reg[8]_0 ;
  wire \slv_reg12_reg[9] ;
  wire \slv_reg12_reg[9]_0 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg4_reg[10] ;
  wire \slv_reg4_reg[11] ;
  wire \slv_reg4_reg[12] ;
  wire \slv_reg4_reg[13] ;
  wire \slv_reg4_reg[14] ;
  wire \slv_reg4_reg[15] ;
  wire \slv_reg4_reg[8] ;
  wire \slv_reg4_reg[9] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[2]_10 [6:2],p_addr_curr1[1],\p_addr1[2]_10 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[2]_114 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg12_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[2]_89 ,\p_wr_en1[2]_89 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_10__21
       (.I0(\slv_reg4_reg[12] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [4]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_11__21
       (.I0(\slv_reg4_reg[11] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [3]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_12__21
       (.I0(\slv_reg4_reg[10] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [2]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_13__22
       (.I0(\slv_reg4_reg[9] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [1]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_14__22
       (.I0(\slv_reg4_reg[8] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [0]));
  LUT6 #(
    .INIT(64'h8000000000000222)) 
    mem_reg_i_15__14
       (.I0(\slv_reg1_reg[0] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[2]_89 ));
  LUT6 #(
    .INIT(64'hAAAAABBBAAAAA888)) 
    mem_reg_i_1__17
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0]_0 ),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[2]_10 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__12
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[2]_10 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__19
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[2]_10 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__21
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[2]_10 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__22
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[2]_10 [2]));
  LUT6 #(
    .INIT(64'h00000015FFFFFFEA)) 
    mem_reg_i_6__11
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(O),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[2]_10 [0]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_7__20
       (.I0(\slv_reg4_reg[15] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [7]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_8__20
       (.I0(\slv_reg4_reg[14] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [6]));
  LUT6 #(
    .INIT(64'h8888800000000222)) 
    mem_reg_i_9__19
       (.I0(\slv_reg4_reg[13] ),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O),
        .O(\p_wr_data1[2]_114 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg12_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg12_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg12_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg12_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg12_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg12_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg12_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg12_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [2]),
        .I3(mem_reg_0[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_1[2]),
        .O(\slv_reg12_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [3]),
        .I3(mem_reg_0[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_1[3]),
        .O(\slv_reg12_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [4]),
        .I3(mem_reg_0[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_1[4]),
        .O(\slv_reg12_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [5]),
        .I3(mem_reg_0[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_1[5]),
        .O(\slv_reg12_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [6]),
        .I3(mem_reg_0[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_1[6]),
        .O(\slv_reg12_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_15 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [7]),
        .I3(mem_reg_0[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_1[7]),
        .O(\slv_reg12_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [0]),
        .I3(mem_reg_0[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_1[0]),
        .O(\slv_reg12_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_11 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg12_reg[15] [1]),
        .I3(mem_reg_0[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_1[1]),
        .O(\slv_reg12_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[10]_i_3 
       (.I0(\slv_reg12_reg[10] ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_10),
        .O(\slv_reg12_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[11]_i_3 
       (.I0(\slv_reg12_reg[11] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_13),
        .O(\slv_reg12_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[12]_i_3 
       (.I0(\slv_reg12_reg[12] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_16),
        .O(\slv_reg12_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[13]_i_3 
       (.I0(\slv_reg12_reg[13] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_19),
        .O(\slv_reg12_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[14]_i_3 
       (.I0(\slv_reg12_reg[14] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_22),
        .O(\slv_reg12_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[15]_i_5 
       (.I0(\slv_reg12_reg[15]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_25),
        .O(\slv_reg12_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[8]_i_3 
       (.I0(\slv_reg12_reg[8] ),
        .I1(mem_reg_2),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_3),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_4),
        .O(\slv_reg12_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[9]_i_3 
       (.I0(\slv_reg12_reg[9] ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_7),
        .O(\slv_reg12_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_22
   (\slv_reg5_reg[15] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    \slv_reg5_reg[15]_0 ,
    \slv_reg5_reg[14] ,
    \slv_reg5_reg[13] ,
    \slv_reg5_reg[12] ,
    \slv_reg5_reg[11] ,
    \slv_reg5_reg[10] ,
    \slv_reg5_reg[9] ,
    \slv_reg5_reg[8] ,
    p_addr_next1,
    \slv_reg5_reg[8]_0 ,
    \slv_reg5_reg[9]_0 ,
    \slv_reg5_reg[10]_0 ,
    \slv_reg5_reg[11]_0 ,
    \slv_reg5_reg[12]_0 ,
    \slv_reg5_reg[13]_0 ,
    \slv_reg5_reg[14]_0 ,
    \slv_reg5_reg[15]_1 ,
    \slv_reg5_reg[15]_2 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    \slv_reg2_reg[0] ,
    Q,
    O,
    mem_reg_16,
    DOADO,
    mem_reg_17,
    p_addr_curr1,
    \slv_reg1_reg[0] ,
    mem_reg_18,
    \slv_reg2_reg[0]_0 ,
    mem_reg_19,
    \slv_reg2_reg[0]_1 ,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_42,
    axi_wready_reg,
    mem_reg_43,
    mem_reg_44,
    mem_reg_45,
    mem_reg_46,
    mem_reg_47,
    mem_reg_48,
    mem_reg_49);
  output [7:0]\slv_reg5_reg[15] ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output \slv_reg5_reg[15]_0 ;
  output \slv_reg5_reg[14] ;
  output \slv_reg5_reg[13] ;
  output \slv_reg5_reg[12] ;
  output \slv_reg5_reg[11] ;
  output \slv_reg5_reg[10] ;
  output \slv_reg5_reg[9] ;
  output \slv_reg5_reg[8] ;
  output [0:0]p_addr_next1;
  output \slv_reg5_reg[8]_0 ;
  output \slv_reg5_reg[9]_0 ;
  output \slv_reg5_reg[10]_0 ;
  output \slv_reg5_reg[11]_0 ;
  output \slv_reg5_reg[12]_0 ;
  output \slv_reg5_reg[13]_0 ;
  output \slv_reg5_reg[14]_0 ;
  output \slv_reg5_reg[15]_1 ;
  output [7:0]\slv_reg5_reg[15]_2 ;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  output mem_reg_8;
  output mem_reg_9;
  output mem_reg_10;
  output mem_reg_11;
  output mem_reg_12;
  output mem_reg_13;
  output mem_reg_14;
  output mem_reg_15;
  input s00_axi_aclk;
  input [1:0]\slv_reg3_reg[0] ;
  input [3:0]\slv_reg2_reg[0] ;
  input [31:0]Q;
  input [1:0]O;
  input [7:0]mem_reg_16;
  input [7:0]DOADO;
  input [7:0]mem_reg_17;
  input [4:0]p_addr_curr1;
  input \slv_reg1_reg[0] ;
  input mem_reg_18;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_19;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_42;
  input axi_wready_reg;
  input mem_reg_43;
  input mem_reg_44;
  input mem_reg_45;
  input mem_reg_46;
  input mem_reg_47;
  input mem_reg_48;
  input mem_reg_49;

  wire [7:0]DOADO;
  wire [1:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire [7:0]mem_reg_16;
  wire [7:0]mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_43;
  wire mem_reg_44;
  wire mem_reg_45;
  wire mem_reg_46;
  wire mem_reg_47;
  wire mem_reg_48;
  wire mem_reg_49;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_15__22_n_0;
  wire mem_reg_i_34_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[30]_23 ;
  wire [4:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[30]_119 ;
  wire \p_wr_en1[30]_73 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire [1:0]\slv_reg3_reg[0] ;
  wire \slv_reg5_reg[10] ;
  wire \slv_reg5_reg[10]_0 ;
  wire \slv_reg5_reg[11] ;
  wire \slv_reg5_reg[11]_0 ;
  wire \slv_reg5_reg[12] ;
  wire \slv_reg5_reg[12]_0 ;
  wire \slv_reg5_reg[13] ;
  wire \slv_reg5_reg[13]_0 ;
  wire \slv_reg5_reg[14] ;
  wire \slv_reg5_reg[14]_0 ;
  wire [7:0]\slv_reg5_reg[15] ;
  wire \slv_reg5_reg[15]_0 ;
  wire \slv_reg5_reg[15]_1 ;
  wire [7:0]\slv_reg5_reg[15]_2 ;
  wire \slv_reg5_reg[8] ;
  wire \slv_reg5_reg[8]_0 ;
  wire \slv_reg5_reg[9] ;
  wire \slv_reg5_reg[9]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[30]_23 [6:3],\slv_reg3_reg[0] ,\p_addr1[30]_23 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[30]_119 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg5_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[30]_73 ,\p_wr_en1[30]_73 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_10__24
       (.I0(mem_reg_7),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [3]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_11__24
       (.I0(mem_reg_6),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [2]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_12__24
       (.I0(mem_reg_5),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [1]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_13__25
       (.I0(mem_reg_4),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [0]));
  LUT6 #(
    .INIT(64'h2888000000000000)) 
    mem_reg_i_14__2
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[30]_73 ));
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_15__22
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_15__22_n_0));
  LUT6 #(
    .INIT(64'h0F00C0C0AFA00000)) 
    mem_reg_i_16__10
       (.I0(Q[15]),
        .I1(Q[31]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_11));
  LUT4 #(
    .INIT(16'hF708)) 
    mem_reg_i_17
       (.I0(p_addr_curr1[3]),
        .I1(mem_reg_i_34_n_0),
        .I2(O[1]),
        .I3(p_addr_curr1[4]),
        .O(p_addr_next1));
  LUT6 #(
    .INIT(64'h0F00C0C0AFA00000)) 
    mem_reg_i_17__11
       (.I0(Q[14]),
        .I1(Q[30]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_10));
  LUT6 #(
    .INIT(64'h000C0A000F000F00)) 
    mem_reg_i_18__11
       (.I0(Q[13]),
        .I1(Q[29]),
        .I2(mem_reg_0),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(\slv_reg2_reg[0] [0]),
        .O(mem_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_18__12
       (.I0(Q[7]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[23]),
        .O(mem_reg_15));
  LUT6 #(
    .INIT(64'h000C0A000F000F00)) 
    mem_reg_i_19__10
       (.I0(Q[12]),
        .I1(Q[28]),
        .I2(mem_reg_1),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(\slv_reg2_reg[0] [0]),
        .O(mem_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_19__12
       (.I0(Q[6]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[22]),
        .O(mem_reg_12));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    mem_reg_i_1__29
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_i_15__22_n_0),
        .I4(p_addr_curr1[4]),
        .O(\p_addr1[30]_23 [6]));
  LUT6 #(
    .INIT(64'h0F00C0C0AFA00000)) 
    mem_reg_i_20__11
       (.I0(Q[11]),
        .I1(Q[27]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_7));
  LUT4 #(
    .INIT(16'h0151)) 
    mem_reg_i_20__14
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(Q[21]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[5]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'h000C0A000F000F00)) 
    mem_reg_i_21__11
       (.I0(Q[10]),
        .I1(Q[26]),
        .I2(mem_reg_2),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(\slv_reg2_reg[0] [0]),
        .O(mem_reg_6));
  LUT4 #(
    .INIT(16'h0151)) 
    mem_reg_i_21__13
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(Q[20]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[4]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'h000C0A000F000F00)) 
    mem_reg_i_22__11
       (.I0(Q[9]),
        .I1(Q[25]),
        .I2(mem_reg_3),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(\slv_reg2_reg[0] [0]),
        .O(mem_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_22__12
       (.I0(Q[3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[19]),
        .O(mem_reg_13));
  LUT6 #(
    .INIT(64'h0F00C0C0AFA00000)) 
    mem_reg_i_23__10
       (.I0(Q[8]),
        .I1(Q[24]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_4));
  LUT4 #(
    .INIT(16'h0151)) 
    mem_reg_i_23__13
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(Q[18]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[2]),
        .O(mem_reg_2));
  LUT4 #(
    .INIT(16'h0151)) 
    mem_reg_i_24__10
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(Q[17]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(Q[1]),
        .O(mem_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_25__9
       (.I0(Q[0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[16]),
        .O(mem_reg_14));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__0
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[30]_23 [5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_34
       (.I0(p_addr_curr1[2]),
        .I1(p_addr_curr1[0]),
        .I2(O[1]),
        .I3(\slv_reg3_reg[0] [0]),
        .I4(p_addr_curr1[1]),
        .O(mem_reg_i_34_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__30
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[30]_23 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__30
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[30]_23 [3]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    mem_reg_i_5__0
       (.I0(O[0]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(O[1]),
        .O(\p_addr1[30]_23 [0]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_6__27
       (.I0(mem_reg_11),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [7]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_7__24
       (.I0(mem_reg_10),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [6]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_8__23
       (.I0(mem_reg_9),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [5]));
  LUT6 #(
    .INIT(64'h2888888800000000)) 
    mem_reg_i_9__22
       (.I0(mem_reg_8),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(O[0]),
        .O(\p_wr_data1[30]_119 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg5_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_44),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[10]_i_2 
       (.I0(\slv_reg5_reg[10] ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_26),
        .O(\slv_reg5_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [2]),
        .I3(mem_reg_16[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_17[2]),
        .O(\slv_reg5_reg[10] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg5_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_45),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[11]_i_2 
       (.I0(\slv_reg5_reg[11] ),
        .I1(mem_reg_27),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_29),
        .O(\slv_reg5_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [3]),
        .I3(mem_reg_16[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_17[3]),
        .O(\slv_reg5_reg[11] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg5_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_46),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[12]_i_2 
       (.I0(\slv_reg5_reg[12] ),
        .I1(mem_reg_30),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_31),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_32),
        .O(\slv_reg5_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [4]),
        .I3(mem_reg_16[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_17[4]),
        .O(\slv_reg5_reg[12] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg5_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_47),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[13]_i_2 
       (.I0(\slv_reg5_reg[13] ),
        .I1(mem_reg_33),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_34),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_35),
        .O(\slv_reg5_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [5]),
        .I3(mem_reg_16[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_17[5]),
        .O(\slv_reg5_reg[13] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg5_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_48),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[14]_i_2 
       (.I0(\slv_reg5_reg[14] ),
        .I1(mem_reg_36),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_37),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_38),
        .O(\slv_reg5_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [6]),
        .I3(mem_reg_16[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_17[6]),
        .O(\slv_reg5_reg[14] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg5_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_49),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[15]_i_3 
       (.I0(\slv_reg5_reg[15]_0 ),
        .I1(mem_reg_39),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_40),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_41),
        .O(\slv_reg5_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_6 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [7]),
        .I3(mem_reg_16[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_17[7]),
        .O(\slv_reg5_reg[15]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg5_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_42),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[8]_i_2 
       (.I0(\slv_reg5_reg[8] ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_20),
        .O(\slv_reg5_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [0]),
        .I3(mem_reg_16[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_17[0]),
        .O(\slv_reg5_reg[8] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg5_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_43),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[9]_i_2 
       (.I0(\slv_reg5_reg[9] ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_23),
        .O(\slv_reg5_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_4 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg5_reg[15] [1]),
        .I3(mem_reg_16[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_17[1]),
        .O(\slv_reg5_reg[9] ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_23
   (\slv_reg5_reg[7] ,
    p_addr_curr1,
    O,
    mem_reg_0,
    \slv_reg5_reg[7]_0 ,
    \slv_reg5_reg[7]_1 ,
    \slv_reg5_reg[6] ,
    \slv_reg5_reg[6]_0 ,
    \slv_reg5_reg[5] ,
    \slv_reg5_reg[5]_0 ,
    \slv_reg5_reg[4] ,
    \slv_reg5_reg[4]_0 ,
    \slv_reg5_reg[3] ,
    \slv_reg5_reg[3]_0 ,
    \slv_reg5_reg[2] ,
    \slv_reg5_reg[2]_0 ,
    \slv_reg5_reg[1] ,
    \slv_reg5_reg[1]_0 ,
    \slv_reg5_reg[0] ,
    \slv_reg5_reg[0]_0 ,
    \slv_reg5_reg[7]_2 ,
    s00_axi_aclk,
    \slv_reg0_reg[11] ,
    CO,
    \slv_reg2_reg[5] ,
    \slv_reg3_reg[11] ,
    \slv_reg3_reg[5] ,
    \slv_reg1_reg[0] ,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    DOADO,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    s00_axi_wdata,
    mem_reg_27,
    axi_wready_reg,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    \slv_reg4_reg[6] ,
    \slv_reg4_reg[3] ,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[7] ,
    \slv_reg4_reg[5] ,
    \slv_reg4_reg[4] ,
    \slv_reg4_reg[2] ,
    \slv_reg4_reg[1] );
  output [7:0]\slv_reg5_reg[7] ;
  output [6:0]p_addr_curr1;
  output [0:0]O;
  output [3:0]mem_reg_0;
  output \slv_reg5_reg[7]_0 ;
  output \slv_reg5_reg[7]_1 ;
  output \slv_reg5_reg[6] ;
  output \slv_reg5_reg[6]_0 ;
  output \slv_reg5_reg[5] ;
  output \slv_reg5_reg[5]_0 ;
  output \slv_reg5_reg[4] ;
  output \slv_reg5_reg[4]_0 ;
  output \slv_reg5_reg[3] ;
  output \slv_reg5_reg[3]_0 ;
  output \slv_reg5_reg[2] ;
  output \slv_reg5_reg[2]_0 ;
  output \slv_reg5_reg[1] ;
  output \slv_reg5_reg[1]_0 ;
  output \slv_reg5_reg[0] ;
  output \slv_reg5_reg[0]_0 ;
  output [7:0]\slv_reg5_reg[7]_2 ;
  input s00_axi_aclk;
  input [11:0]\slv_reg0_reg[11] ;
  input [0:0]CO;
  input [5:0]\slv_reg2_reg[5] ;
  input [0:0]\slv_reg3_reg[11] ;
  input [5:0]\slv_reg3_reg[5] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input [7:0]mem_reg_4;
  input [7:0]mem_reg_5;
  input [7:0]DOADO;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input [7:0]s00_axi_wdata;
  input mem_reg_27;
  input axi_wready_reg;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input \slv_reg4_reg[6] ;
  input \slv_reg4_reg[3] ;
  input \slv_reg4_reg[0] ;
  input \slv_reg4_reg[7] ;
  input \slv_reg4_reg[5] ;
  input \slv_reg4_reg[4] ;
  input \slv_reg4_reg[2] ;
  input \slv_reg4_reg[1] ;

  wire [0:0]CO;
  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire [3:0]mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire [7:0]mem_reg_4;
  wire [7:0]mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_10__8_n_0;
  wire mem_reg_i_12_n_0;
  wire mem_reg_i_13__2_n_0;
  wire mem_reg_i_14_n_0;
  wire mem_reg_i_15__15_n_0;
  wire mem_reg_i_16_n_0;
  wire mem_reg_i_18__0_n_0;
  wire mem_reg_i_18__0_n_1;
  wire mem_reg_i_18__0_n_2;
  wire mem_reg_i_18__0_n_3;
  wire mem_reg_i_18_n_0;
  wire mem_reg_i_1__30_n_3;
  wire mem_reg_i_21__0_n_0;
  wire mem_reg_i_22__0_n_0;
  wire mem_reg_i_23__0_n_0;
  wire mem_reg_i_24__11_n_0;
  wire mem_reg_i_2_n_3;
  wire mem_reg_i_35_n_0;
  wire mem_reg_i_36_n_0;
  wire mem_reg_i_37_n_0;
  wire mem_reg_i_38_n_0;
  wire mem_reg_i_39__1_n_0;
  wire mem_reg_i_3__3_n_0;
  wire mem_reg_i_4__2_n_0;
  wire mem_reg_i_5__8_n_0;
  wire mem_reg_i_6__18_n_0;
  wire mem_reg_i_6__18_n_1;
  wire mem_reg_i_6__18_n_2;
  wire mem_reg_i_6__18_n_3;
  wire mem_reg_i_6__29_n_0;
  wire mem_reg_i_7__8_n_0;
  wire mem_reg_i_8__26_n_0;
  wire mem_reg_i_9__26_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire p_1_in;
  wire [6:0]p_addr_curr1;
  wire \p_wr_en1[31]_69 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire [11:0]\slv_reg0_reg[11] ;
  wire \slv_reg1_reg[0] ;
  wire [5:0]\slv_reg2_reg[5] ;
  wire [0:0]\slv_reg3_reg[11] ;
  wire [5:0]\slv_reg3_reg[5] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[1] ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[3] ;
  wire \slv_reg4_reg[4] ;
  wire \slv_reg4_reg[5] ;
  wire \slv_reg4_reg[6] ;
  wire \slv_reg4_reg[7] ;
  wire \slv_reg5_reg[0] ;
  wire \slv_reg5_reg[0]_0 ;
  wire \slv_reg5_reg[1] ;
  wire \slv_reg5_reg[1]_0 ;
  wire \slv_reg5_reg[2] ;
  wire \slv_reg5_reg[2]_0 ;
  wire \slv_reg5_reg[3] ;
  wire \slv_reg5_reg[3]_0 ;
  wire \slv_reg5_reg[4] ;
  wire \slv_reg5_reg[4]_0 ;
  wire \slv_reg5_reg[5] ;
  wire \slv_reg5_reg[5]_0 ;
  wire \slv_reg5_reg[6] ;
  wire \slv_reg5_reg[6]_0 ;
  wire [7:0]\slv_reg5_reg[7] ;
  wire \slv_reg5_reg[7]_0 ;
  wire \slv_reg5_reg[7]_1 ;
  wire [7:0]\slv_reg5_reg[7]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;
  wire [3:1]NLW_mem_reg_i_1__30_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_i_1__30_O_UNCONNECTED;
  wire [3:1]NLW_mem_reg_i_2_CO_UNCONNECTED;
  wire [3:2]NLW_mem_reg_i_2_O_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,p_addr_curr1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_i_3__3_n_0,mem_reg_i_4__2_n_0,mem_reg_i_5__8_n_0,mem_reg_i_6__29_n_0,mem_reg_i_7__8_n_0,mem_reg_i_8__26_n_0,mem_reg_i_9__26_n_0,mem_reg_i_10__8_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg5_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[31]_69 ,\p_wr_en1[31]_69 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_10__8
       (.I0(\slv_reg4_reg[0] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_10__8_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_11
       (.I0(O),
        .I1(mem_reg_0[3]),
        .I2(mem_reg_0[2]),
        .I3(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[31]_69 ));
  LUT5 #(
    .INIT(32'h5655A9AA)) 
    mem_reg_i_12
       (.I0(\slv_reg0_reg[11] [11]),
        .I1(\slv_reg3_reg[11] ),
        .I2(\slv_reg0_reg[11] [10]),
        .I3(mem_reg_i_16_n_0),
        .I4(\slv_reg3_reg[5] [5]),
        .O(mem_reg_i_12_n_0));
  LUT4 #(
    .INIT(16'h659A)) 
    mem_reg_i_13__2
       (.I0(\slv_reg0_reg[11] [10]),
        .I1(\slv_reg3_reg[11] ),
        .I2(mem_reg_i_16_n_0),
        .I3(\slv_reg3_reg[5] [4]),
        .O(mem_reg_i_13__2_n_0));
  LUT5 #(
    .INIT(32'h5655A9AA)) 
    mem_reg_i_14
       (.I0(\slv_reg0_reg[11] [5]),
        .I1(CO),
        .I2(\slv_reg0_reg[11] [4]),
        .I3(mem_reg_i_18_n_0),
        .I4(\slv_reg2_reg[5] [5]),
        .O(mem_reg_i_14_n_0));
  LUT4 #(
    .INIT(16'h659A)) 
    mem_reg_i_15__15
       (.I0(\slv_reg0_reg[11] [4]),
        .I1(CO),
        .I2(mem_reg_i_18_n_0),
        .I3(\slv_reg2_reg[5] [4]),
        .O(mem_reg_i_15__15_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_16
       (.I0(\slv_reg0_reg[11] [8]),
        .I1(\slv_reg0_reg[11] [6]),
        .I2(\slv_reg0_reg[11] [7]),
        .I3(\slv_reg0_reg[11] [9]),
        .O(mem_reg_i_16_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    mem_reg_i_18
       (.I0(\slv_reg0_reg[11] [2]),
        .I1(\slv_reg0_reg[11] [0]),
        .I2(\slv_reg0_reg[11] [1]),
        .I3(\slv_reg0_reg[11] [3]),
        .O(mem_reg_i_18_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_18__0
       (.CI(1'b0),
        .CO({mem_reg_i_18__0_n_0,mem_reg_i_18__0_n_1,mem_reg_i_18__0_n_2,mem_reg_i_18__0_n_3}),
        .CYINIT(\slv_reg2_reg[5] [0]),
        .DI({\slv_reg2_reg[5] [3:1],mem_reg_i_35_n_0}),
        .O(mem_reg_0),
        .S({mem_reg_i_36_n_0,mem_reg_i_37_n_0,mem_reg_i_38_n_0,mem_reg_i_39__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_1__30
       (.CI(mem_reg_i_6__18_n_0),
        .CO({NLW_mem_reg_i_1__30_CO_UNCONNECTED[3:1],mem_reg_i_1__30_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\slv_reg3_reg[5] [4]}),
        .O({NLW_mem_reg_i_1__30_O_UNCONNECTED[3:2],p_addr_curr1[6:5]}),
        .S({1'b0,1'b0,mem_reg_i_12_n_0,mem_reg_i_13__2_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_2
       (.CI(mem_reg_i_18__0_n_0),
        .CO({NLW_mem_reg_i_2_CO_UNCONNECTED[3:1],mem_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\slv_reg2_reg[5] [4]}),
        .O({NLW_mem_reg_i_2_O_UNCONNECTED[3:2],p_addr_curr1[0],O}),
        .S({1'b0,1'b0,mem_reg_i_14_n_0,mem_reg_i_15__15_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_20__0
       (.I0(\slv_reg3_reg[11] ),
        .O(p_1_in));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    mem_reg_i_21__0
       (.I0(\slv_reg0_reg[11] [9]),
        .I1(\slv_reg3_reg[11] ),
        .I2(\slv_reg0_reg[11] [8]),
        .I3(\slv_reg0_reg[11] [6]),
        .I4(\slv_reg0_reg[11] [7]),
        .I5(\slv_reg3_reg[5] [3]),
        .O(mem_reg_i_21__0_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    mem_reg_i_22__0
       (.I0(\slv_reg0_reg[11] [8]),
        .I1(\slv_reg3_reg[11] ),
        .I2(\slv_reg0_reg[11] [7]),
        .I3(\slv_reg0_reg[11] [6]),
        .I4(\slv_reg3_reg[5] [2]),
        .O(mem_reg_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h56A9)) 
    mem_reg_i_23__0
       (.I0(\slv_reg0_reg[11] [7]),
        .I1(\slv_reg3_reg[11] ),
        .I2(\slv_reg0_reg[11] [6]),
        .I3(\slv_reg3_reg[5] [1]),
        .O(mem_reg_i_23__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_24__11
       (.I0(\slv_reg0_reg[11] [6]),
        .O(mem_reg_i_24__11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    mem_reg_i_35
       (.I0(CO),
        .O(mem_reg_i_35_n_0));
  LUT6 #(
    .INIT(64'h55555556AAAAAAA9)) 
    mem_reg_i_36
       (.I0(\slv_reg0_reg[11] [3]),
        .I1(CO),
        .I2(\slv_reg0_reg[11] [2]),
        .I3(\slv_reg0_reg[11] [0]),
        .I4(\slv_reg0_reg[11] [1]),
        .I5(\slv_reg2_reg[5] [3]),
        .O(mem_reg_i_36_n_0));
  LUT5 #(
    .INIT(32'h5556AAA9)) 
    mem_reg_i_37
       (.I0(\slv_reg0_reg[11] [2]),
        .I1(CO),
        .I2(\slv_reg0_reg[11] [1]),
        .I3(\slv_reg0_reg[11] [0]),
        .I4(\slv_reg2_reg[5] [2]),
        .O(mem_reg_i_37_n_0));
  LUT4 #(
    .INIT(16'h56A9)) 
    mem_reg_i_38
       (.I0(\slv_reg0_reg[11] [1]),
        .I1(CO),
        .I2(\slv_reg0_reg[11] [0]),
        .I3(\slv_reg2_reg[5] [1]),
        .O(mem_reg_i_38_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_39__1
       (.I0(\slv_reg0_reg[11] [0]),
        .O(mem_reg_i_39__1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_3__3
       (.I0(\slv_reg4_reg[7] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_3__3_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_4__2
       (.I0(\slv_reg4_reg[6] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_5__8
       (.I0(\slv_reg4_reg[5] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_5__8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 mem_reg_i_6__18
       (.CI(1'b0),
        .CO({mem_reg_i_6__18_n_0,mem_reg_i_6__18_n_1,mem_reg_i_6__18_n_2,mem_reg_i_6__18_n_3}),
        .CYINIT(\slv_reg3_reg[5] [0]),
        .DI({\slv_reg3_reg[5] [3:1],p_1_in}),
        .O(p_addr_curr1[4:1]),
        .S({mem_reg_i_21__0_n_0,mem_reg_i_22__0_n_0,mem_reg_i_23__0_n_0,mem_reg_i_24__11_n_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_6__29
       (.I0(\slv_reg4_reg[4] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_6__29_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_7__8
       (.I0(\slv_reg4_reg[3] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_7__8_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_8__26
       (.I0(\slv_reg4_reg[2] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_8__26_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_9__26
       (.I0(\slv_reg4_reg[1] ),
        .I1(mem_reg_0[2]),
        .I2(mem_reg_0[3]),
        .I3(O),
        .O(mem_reg_i_9__26_n_0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg5_reg[0] ),
        .I2(O),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_2 
       (.I0(\slv_reg5_reg[0]_0 ),
        .I1(mem_reg_24),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_25),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_26),
        .O(\slv_reg5_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_4 
       (.I0(\slv_reg5_reg[7] [0]),
        .I1(mem_reg_4[0]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[0]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[0]),
        .O(\slv_reg5_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg5_reg[1] ),
        .I2(O),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_2 
       (.I0(\slv_reg5_reg[1]_0 ),
        .I1(mem_reg_21),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_22),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_23),
        .O(\slv_reg5_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_4 
       (.I0(\slv_reg5_reg[7] [1]),
        .I1(mem_reg_4[1]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[1]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[1]),
        .O(\slv_reg5_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg5_reg[2] ),
        .I2(O),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_2 
       (.I0(\slv_reg5_reg[2]_0 ),
        .I1(mem_reg_18),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_19),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_20),
        .O(\slv_reg5_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_4 
       (.I0(\slv_reg5_reg[7] [2]),
        .I1(mem_reg_4[2]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[2]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[2]),
        .O(\slv_reg5_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg5_reg[3] ),
        .I2(O),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_2 
       (.I0(\slv_reg5_reg[3]_0 ),
        .I1(mem_reg_15),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_16),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_17),
        .O(\slv_reg5_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_4 
       (.I0(\slv_reg5_reg[7] [3]),
        .I1(mem_reg_4[3]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[3]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[3]),
        .O(\slv_reg5_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg5_reg[4] ),
        .I2(O),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_2 
       (.I0(\slv_reg5_reg[4]_0 ),
        .I1(mem_reg_12),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_13),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_14),
        .O(\slv_reg5_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_4 
       (.I0(\slv_reg5_reg[7] [4]),
        .I1(mem_reg_4[4]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[4]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[4]),
        .O(\slv_reg5_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg5_reg[5] ),
        .I2(O),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_2 
       (.I0(\slv_reg5_reg[5]_0 ),
        .I1(mem_reg_9),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_10),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_11),
        .O(\slv_reg5_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_4 
       (.I0(\slv_reg5_reg[7] [5]),
        .I1(mem_reg_4[5]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[5]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[5]),
        .O(\slv_reg5_reg[5]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg5_reg[6] ),
        .I2(O),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_2 
       (.I0(\slv_reg5_reg[6]_0 ),
        .I1(mem_reg_6),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_7),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_8),
        .O(\slv_reg5_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_4 
       (.I0(\slv_reg5_reg[7] [6]),
        .I1(mem_reg_4[6]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[6]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[6]),
        .O(\slv_reg5_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg5[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg5_reg[7]_0 ),
        .I2(O),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg5_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_3 
       (.I0(\slv_reg5_reg[7]_1 ),
        .I1(mem_reg_1),
        .I2(mem_reg_0[3]),
        .I3(mem_reg_2),
        .I4(mem_reg_0[2]),
        .I5(mem_reg_3),
        .O(\slv_reg5_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_5 
       (.I0(\slv_reg5_reg[7] [7]),
        .I1(mem_reg_4[7]),
        .I2(mem_reg_0[1]),
        .I3(mem_reg_5[7]),
        .I4(mem_reg_0[0]),
        .I5(DOADO[7]),
        .O(\slv_reg5_reg[7]_1 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_24
   (\slv_reg12_reg[7] ,
    \slv_reg12_reg[0] ,
    \slv_reg12_reg[0]_0 ,
    \slv_reg12_reg[1] ,
    \slv_reg12_reg[1]_0 ,
    \slv_reg12_reg[2] ,
    \slv_reg12_reg[2]_0 ,
    \slv_reg12_reg[3] ,
    \slv_reg12_reg[3]_0 ,
    \slv_reg12_reg[4] ,
    \slv_reg12_reg[4]_0 ,
    \slv_reg12_reg[5] ,
    \slv_reg12_reg[5]_0 ,
    \slv_reg12_reg[6] ,
    \slv_reg12_reg[6]_0 ,
    \slv_reg12_reg[7]_0 ,
    \slv_reg12_reg[7]_1 ,
    \slv_reg12_reg[7]_2 ,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    \slv_reg2_reg[0] ,
    O,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    DOADO,
    s00_axi_wdata,
    \slv_reg2_reg[0]_0 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    Q);
  output [7:0]\slv_reg12_reg[7] ;
  output \slv_reg12_reg[0] ;
  output \slv_reg12_reg[0]_0 ;
  output \slv_reg12_reg[1] ;
  output \slv_reg12_reg[1]_0 ;
  output \slv_reg12_reg[2] ;
  output \slv_reg12_reg[2]_0 ;
  output \slv_reg12_reg[3] ;
  output \slv_reg12_reg[3]_0 ;
  output \slv_reg12_reg[4] ;
  output \slv_reg12_reg[4]_0 ;
  output \slv_reg12_reg[5] ;
  output \slv_reg12_reg[5]_0 ;
  output \slv_reg12_reg[6] ;
  output \slv_reg12_reg[6]_0 ;
  output \slv_reg12_reg[7]_0 ;
  output \slv_reg12_reg[7]_1 ;
  output [7:0]\slv_reg12_reg[7]_2 ;
  input s00_axi_aclk;
  input [1:0]\slv_reg3_reg[0] ;
  input [3:0]\slv_reg2_reg[0] ;
  input [1:0]O;
  input [3:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]DOADO;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [1:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_15__18_n_0;
  wire mem_reg_i_16__12_n_0;
  wire mem_reg_i_17__5_n_0;
  wire mem_reg_i_18__5_n_0;
  wire mem_reg_i_19__4_n_0;
  wire mem_reg_i_20__6_n_0;
  wire mem_reg_i_21__5_n_0;
  wire mem_reg_i_22__5_n_0;
  wire mem_reg_i_23__5_n_0;
  wire mem_reg_i_24__4_n_0;
  wire mem_reg_i_25__4_n_0;
  wire mem_reg_i_26__4_n_0;
  wire mem_reg_i_27__4_n_0;
  wire mem_reg_i_28__4_n_0;
  wire mem_reg_i_29__3_n_0;
  wire mem_reg_i_30__2_n_0;
  wire mem_reg_i_5__11_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:3]\p_addr1[3]_21 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[3]_112 ;
  wire \p_wr_en1[3]_93 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg12_reg[0] ;
  wire \slv_reg12_reg[0]_0 ;
  wire \slv_reg12_reg[1] ;
  wire \slv_reg12_reg[1]_0 ;
  wire \slv_reg12_reg[2] ;
  wire \slv_reg12_reg[2]_0 ;
  wire \slv_reg12_reg[3] ;
  wire \slv_reg12_reg[3]_0 ;
  wire \slv_reg12_reg[4] ;
  wire \slv_reg12_reg[4]_0 ;
  wire \slv_reg12_reg[5] ;
  wire \slv_reg12_reg[5]_0 ;
  wire \slv_reg12_reg[6] ;
  wire \slv_reg12_reg[6]_0 ;
  wire [7:0]\slv_reg12_reg[7] ;
  wire \slv_reg12_reg[7]_0 ;
  wire \slv_reg12_reg[7]_1 ;
  wire [7:0]\slv_reg12_reg[7]_2 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire [1:0]\slv_reg3_reg[0] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[3]_21 ,\slv_reg3_reg[0] ,mem_reg_i_5__11_n_0,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[3]_112 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg12_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[3]_93 ,\p_wr_en1[3]_93 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 mem_reg_i_10__17
       (.I0(mem_reg_i_23__5_n_0),
        .I1(mem_reg_i_24__4_n_0),
        .O(\p_wr_data1[3]_112 [3]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_11__17
       (.I0(mem_reg_i_25__4_n_0),
        .I1(mem_reg_i_26__4_n_0),
        .O(\p_wr_data1[3]_112 [2]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_12__18
       (.I0(mem_reg_i_27__4_n_0),
        .I1(mem_reg_i_28__4_n_0),
        .O(\p_wr_data1[3]_112 [1]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_13__20
       (.I0(mem_reg_i_29__3_n_0),
        .I1(mem_reg_i_30__2_n_0),
        .O(\p_wr_data1[3]_112 [0]),
        .S(\slv_reg2_reg[0] [0]));
  LUT4 #(
    .INIT(16'h0002)) 
    mem_reg_i_14__4
       (.I0(\slv_reg1_reg[0] ),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[3]_93 ));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_15__18
       (.I0(Q[15]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[31]),
        .O(mem_reg_i_15__18_n_0));
  LUT6 #(
    .INIT(64'h00000000000000B8)) 
    mem_reg_i_16__12
       (.I0(Q[7]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[23]),
        .I3(O[0]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_16__12_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_17__5
       (.I0(Q[14]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[30]),
        .O(mem_reg_i_17__5_n_0));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_18__5
       (.I0(Q[22]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[6]),
        .O(mem_reg_i_18__5_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_19__4
       (.I0(Q[13]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[29]),
        .O(mem_reg_i_19__4_n_0));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    mem_reg_i_1__4
       (.I0(p_addr_curr1[3]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(p_addr_next1),
        .O(\p_addr1[3]_21 [6]));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_20__6
       (.I0(Q[21]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[5]),
        .O(mem_reg_i_20__6_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_21__5
       (.I0(Q[12]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[28]),
        .O(mem_reg_i_21__5_n_0));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_22__5
       (.I0(Q[20]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[4]),
        .O(mem_reg_i_22__5_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_23__5
       (.I0(Q[11]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[27]),
        .O(mem_reg_i_23__5_n_0));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_24__4
       (.I0(Q[19]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[3]),
        .O(mem_reg_i_24__4_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_25__4
       (.I0(Q[10]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[26]),
        .O(mem_reg_i_25__4_n_0));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_26__4
       (.I0(Q[18]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[2]),
        .O(mem_reg_i_26__4_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_27__4
       (.I0(Q[9]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[25]),
        .O(mem_reg_i_27__4_n_0));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_28__4
       (.I0(Q[17]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[1]),
        .O(mem_reg_i_28__4_n_0));
  LUT6 #(
    .INIT(64'h0002000300020000)) 
    mem_reg_i_29__3
       (.I0(Q[8]),
        .I1(O[0]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[24]),
        .O(mem_reg_i_29__3_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__25
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[3]_21 [5]));
  LUT6 #(
    .INIT(64'h0000030200000002)) 
    mem_reg_i_30__2
       (.I0(Q[16]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O[0]),
        .I5(Q[0]),
        .O(mem_reg_i_30__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__9
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[3]_21 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__11
       (.I0(p_addr_curr1[0]),
        .O(\p_addr1[3]_21 [3]));
  LUT4 #(
    .INIT(16'h01FE)) 
    mem_reg_i_5__11
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O[0]),
        .I3(O[1]),
        .O(mem_reg_i_5__11_n_0));
  MUXF7 mem_reg_i_6__22
       (.I0(mem_reg_i_15__18_n_0),
        .I1(mem_reg_i_16__12_n_0),
        .O(\p_wr_data1[3]_112 [7]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_7__17
       (.I0(mem_reg_i_17__5_n_0),
        .I1(mem_reg_i_18__5_n_0),
        .O(\p_wr_data1[3]_112 [6]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_8__16
       (.I0(mem_reg_i_19__4_n_0),
        .I1(mem_reg_i_20__6_n_0),
        .O(\p_wr_data1[3]_112 [5]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_9__15
       (.I0(mem_reg_i_21__5_n_0),
        .I1(mem_reg_i_22__5_n_0),
        .O(\p_wr_data1[3]_112 [4]),
        .S(\slv_reg2_reg[0] [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg12_reg[0] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg12_reg[1] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg12_reg[2] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg12_reg[3] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg12_reg[4] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg12_reg[5] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg12_reg[6] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg12_reg[7]_0 ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_11 
       (.I0(\slv_reg12_reg[7] [0]),
        .I1(mem_reg_24[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[0]),
        .O(\slv_reg12_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_11 
       (.I0(\slv_reg12_reg[7] [1]),
        .I1(mem_reg_24[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[1]),
        .O(\slv_reg12_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_11 
       (.I0(\slv_reg12_reg[7] [2]),
        .I1(mem_reg_24[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[2]),
        .O(\slv_reg12_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_11 
       (.I0(\slv_reg12_reg[7] [3]),
        .I1(mem_reg_24[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[3]),
        .O(\slv_reg12_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_11 
       (.I0(\slv_reg12_reg[7] [4]),
        .I1(mem_reg_24[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[4]),
        .O(\slv_reg12_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_11 
       (.I0(\slv_reg12_reg[7] [5]),
        .I1(mem_reg_24[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[5]),
        .O(\slv_reg12_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_11 
       (.I0(\slv_reg12_reg[7] [6]),
        .I1(mem_reg_24[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[6]),
        .O(\slv_reg12_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_12 
       (.I0(\slv_reg12_reg[7] [7]),
        .I1(mem_reg_24[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_25[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[7]),
        .O(\slv_reg12_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[0]_i_3 
       (.I0(\slv_reg12_reg[0]_0 ),
        .I1(mem_reg_0),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_1),
        .I5(mem_reg_2),
        .O(\slv_reg12_reg[0] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[1]_i_3 
       (.I0(\slv_reg12_reg[1]_0 ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_4),
        .I5(mem_reg_5),
        .O(\slv_reg12_reg[1] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[2]_i_3 
       (.I0(\slv_reg12_reg[2]_0 ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_7),
        .I5(mem_reg_8),
        .O(\slv_reg12_reg[2] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[3]_i_3 
       (.I0(\slv_reg12_reg[3]_0 ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_10),
        .I5(mem_reg_11),
        .O(\slv_reg12_reg[3] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[4]_i_3 
       (.I0(\slv_reg12_reg[4]_0 ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_13),
        .I5(mem_reg_14),
        .O(\slv_reg12_reg[4] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[5]_i_3 
       (.I0(\slv_reg12_reg[5]_0 ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_16),
        .I5(mem_reg_17),
        .O(\slv_reg12_reg[5] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[6]_i_3 
       (.I0(\slv_reg12_reg[6]_0 ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_19),
        .I5(mem_reg_20),
        .O(\slv_reg12_reg[6] ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[7]_i_5 
       (.I0(\slv_reg12_reg[7]_1 ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(mem_reg_22),
        .I5(mem_reg_23),
        .O(\slv_reg12_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_25
   (DOADO,
    \slv_reg11_reg[31] ,
    \slv_reg11_reg[30] ,
    \slv_reg11_reg[29] ,
    \slv_reg11_reg[28] ,
    \slv_reg11_reg[27] ,
    \slv_reg11_reg[26] ,
    \slv_reg11_reg[25] ,
    \slv_reg11_reg[24] ,
    \slv_reg11_reg[24]_0 ,
    \slv_reg11_reg[25]_0 ,
    \slv_reg11_reg[26]_0 ,
    \slv_reg11_reg[27]_0 ,
    \slv_reg11_reg[28]_0 ,
    \slv_reg11_reg[29]_0 ,
    \slv_reg11_reg[30]_0 ,
    \slv_reg11_reg[31]_0 ,
    \slv_reg11_reg[31]_1 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    p_addr_next1,
    \slv_reg2_reg[0]_0 ,
    \slv_reg1_reg[0] ,
    O,
    mem_reg_11,
    \slv_reg2_reg[0]_1 ,
    mem_reg_12,
    \slv_reg2_reg[0]_2 ,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    s00_axi_wdata,
    \slv_reg2_reg[0]_3 ,
    mem_reg_35,
    axi_wready_reg,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    mem_reg_42,
    Q);
  output [7:0]DOADO;
  output \slv_reg11_reg[31] ;
  output \slv_reg11_reg[30] ;
  output \slv_reg11_reg[29] ;
  output \slv_reg11_reg[28] ;
  output \slv_reg11_reg[27] ;
  output \slv_reg11_reg[26] ;
  output \slv_reg11_reg[25] ;
  output \slv_reg11_reg[24] ;
  output \slv_reg11_reg[24]_0 ;
  output \slv_reg11_reg[25]_0 ;
  output \slv_reg11_reg[26]_0 ;
  output \slv_reg11_reg[27]_0 ;
  output \slv_reg11_reg[28]_0 ;
  output \slv_reg11_reg[29]_0 ;
  output \slv_reg11_reg[30]_0 ;
  output \slv_reg11_reg[31]_0 ;
  output [7:0]\slv_reg11_reg[31]_1 ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_8;
  input [7:0]mem_reg_9;
  input [7:0]mem_reg_10;
  input [0:0]p_addr_next1;
  input \slv_reg2_reg[0]_0 ;
  input \slv_reg1_reg[0] ;
  input [0:0]O;
  input mem_reg_11;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_12;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_3 ;
  input mem_reg_35;
  input axi_wready_reg;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input mem_reg_42;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [7:0]mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_42;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[4]_4 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[4]_97 ;
  wire \p_wr_en1[4]_82 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg11_reg[24] ;
  wire \slv_reg11_reg[24]_0 ;
  wire \slv_reg11_reg[25] ;
  wire \slv_reg11_reg[25]_0 ;
  wire \slv_reg11_reg[26] ;
  wire \slv_reg11_reg[26]_0 ;
  wire \slv_reg11_reg[27] ;
  wire \slv_reg11_reg[27]_0 ;
  wire \slv_reg11_reg[28] ;
  wire \slv_reg11_reg[28]_0 ;
  wire \slv_reg11_reg[29] ;
  wire \slv_reg11_reg[29]_0 ;
  wire \slv_reg11_reg[30] ;
  wire \slv_reg11_reg[30]_0 ;
  wire \slv_reg11_reg[31] ;
  wire \slv_reg11_reg[31]_0 ;
  wire [7:0]\slv_reg11_reg[31]_1 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[4]_4 [6:2],p_addr_curr1[1],\p_addr1[4]_4 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[4]_97 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[4]_82 ,\p_wr_en1[4]_82 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_10__2
       (.I0(mem_reg_4),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [4]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_11__3
       (.I0(mem_reg_3),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [3]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_12__6
       (.I0(mem_reg_2),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [2]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_13__6
       (.I0(mem_reg_1),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [1]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_14__8
       (.I0(mem_reg_0),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [0]));
  LUT6 #(
    .INIT(64'h0000000002020220)) 
    mem_reg_i_15__9
       (.I0(\slv_reg1_reg[0] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[4]_82 ));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    mem_reg_i_16__11
       (.I0(Q[31]),
        .I1(Q[15]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[23]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(Q[7]),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    mem_reg_i_17__12
       (.I0(Q[22]),
        .I1(Q[6]),
        .I2(Q[30]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[14]),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    mem_reg_i_18__10
       (.I0(Q[29]),
        .I1(Q[13]),
        .I2(Q[21]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[5]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    mem_reg_i_19__9
       (.I0(Q[28]),
        .I1(Q[12]),
        .I2(Q[20]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[4]),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'hAAAAABFFAAAAA800)) 
    mem_reg_i_1__7
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[4]_4 [6]));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    mem_reg_i_20__12
       (.I0(Q[27]),
        .I1(Q[11]),
        .I2(Q[19]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[3]),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    mem_reg_i_21__10
       (.I0(Q[18]),
        .I1(Q[2]),
        .I2(Q[26]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[10]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'hCCAAF0FFCCAAF000)) 
    mem_reg_i_22__10
       (.I0(Q[25]),
        .I1(Q[9]),
        .I2(Q[17]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[1]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'hFFF0AACC00F0AACC)) 
    mem_reg_i_23__11
       (.I0(Q[16]),
        .I1(Q[0]),
        .I2(Q[24]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(Q[8]),
        .O(mem_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__22
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[4]_4 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__12
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[4]_4 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__14
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[4]_4 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__16
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[4]_4 [2]));
  LUT6 #(
    .INIT(64'h01010111FEFEFEEE)) 
    mem_reg_i_6__16
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[4]_4 [0]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_7__3
       (.I0(mem_reg_7),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [7]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_8__2
       (.I0(mem_reg_6),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [6]));
  LUT6 #(
    .INIT(64'h0000000000002228)) 
    mem_reg_i_9__2
       (.I0(mem_reg_5),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(O),
        .O(\p_wr_data1[4]_97 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg11_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg11_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg11_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg11_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_38),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg11_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_39),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg11_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_40),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg11_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_41),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg11_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_3 ),
        .I3(mem_reg_42),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[0]),
        .I3(mem_reg_8[0]),
        .I4(mem_reg_9[0]),
        .I5(mem_reg_10[0]),
        .O(\slv_reg11_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[1]),
        .I3(mem_reg_8[1]),
        .I4(mem_reg_9[1]),
        .I5(mem_reg_10[1]),
        .O(\slv_reg11_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[2]),
        .I3(mem_reg_8[2]),
        .I4(mem_reg_9[2]),
        .I5(mem_reg_10[2]),
        .O(\slv_reg11_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[3]),
        .I3(mem_reg_8[3]),
        .I4(mem_reg_9[3]),
        .I5(mem_reg_10[3]),
        .O(\slv_reg11_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[4]),
        .I3(mem_reg_8[4]),
        .I4(mem_reg_9[4]),
        .I5(mem_reg_10[4]),
        .O(\slv_reg11_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[5]),
        .I3(mem_reg_8[5]),
        .I4(mem_reg_9[5]),
        .I5(mem_reg_10[5]),
        .O(\slv_reg11_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[6]),
        .I3(mem_reg_8[6]),
        .I4(mem_reg_9[6]),
        .I5(mem_reg_10[6]),
        .O(\slv_reg11_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_14 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(DOADO[7]),
        .I3(mem_reg_8[7]),
        .I4(mem_reg_9[7]),
        .I5(mem_reg_10[7]),
        .O(\slv_reg11_reg[31] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[24]_i_3 
       (.I0(\slv_reg11_reg[24] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_13),
        .O(\slv_reg11_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[25]_i_3 
       (.I0(\slv_reg11_reg[25] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_16),
        .O(\slv_reg11_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[26]_i_3 
       (.I0(\slv_reg11_reg[26] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_19),
        .O(\slv_reg11_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[27]_i_3 
       (.I0(\slv_reg11_reg[27] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_22),
        .O(\slv_reg11_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[28]_i_3 
       (.I0(\slv_reg11_reg[28] ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_25),
        .O(\slv_reg11_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[29]_i_3 
       (.I0(\slv_reg11_reg[29] ),
        .I1(mem_reg_26),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_28),
        .O(\slv_reg11_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[30]_i_3 
       (.I0(\slv_reg11_reg[30] ),
        .I1(mem_reg_29),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_31),
        .O(\slv_reg11_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[31]_i_5 
       (.I0(\slv_reg11_reg[31] ),
        .I1(mem_reg_32),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(\slv_reg2_reg[0]_2 ),
        .I5(mem_reg_34),
        .O(\slv_reg11_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_26
   (\slv_reg11_reg[7] ,
    \slv_reg11_reg[16] ,
    \slv_reg11_reg[16]_0 ,
    \slv_reg11_reg[17] ,
    \slv_reg11_reg[17]_0 ,
    \slv_reg11_reg[18] ,
    \slv_reg11_reg[18]_0 ,
    \slv_reg11_reg[19] ,
    \slv_reg11_reg[19]_0 ,
    \slv_reg11_reg[20] ,
    \slv_reg11_reg[20]_0 ,
    \slv_reg11_reg[21] ,
    \slv_reg11_reg[21]_0 ,
    \slv_reg11_reg[22] ,
    \slv_reg11_reg[22]_0 ,
    \slv_reg11_reg[23] ,
    \slv_reg11_reg[23]_0 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    O,
    \slv_reg2_reg[0]_0 ,
    \slv_reg2_reg[0]_1 ,
    \slv_reg2_reg[0]_2 ,
    \slv_reg2_reg[0]_3 ,
    \slv_reg2_reg[0]_4 ,
    \slv_reg2_reg[0]_5 ,
    \slv_reg2_reg[0]_6 ,
    \slv_reg2_reg[0]_7 ,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    DOADO,
    mem_reg_8,
    mem_reg_9);
  output [7:0]\slv_reg11_reg[7] ;
  output \slv_reg11_reg[16] ;
  output \slv_reg11_reg[16]_0 ;
  output \slv_reg11_reg[17] ;
  output \slv_reg11_reg[17]_0 ;
  output \slv_reg11_reg[18] ;
  output \slv_reg11_reg[18]_0 ;
  output \slv_reg11_reg[19] ;
  output \slv_reg11_reg[19]_0 ;
  output \slv_reg11_reg[20] ;
  output \slv_reg11_reg[20]_0 ;
  output \slv_reg11_reg[21] ;
  output \slv_reg11_reg[21]_0 ;
  output \slv_reg11_reg[22] ;
  output \slv_reg11_reg[22]_0 ;
  output \slv_reg11_reg[23] ;
  output \slv_reg11_reg[23]_0 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [0:0]O;
  input \slv_reg2_reg[0]_0 ;
  input \slv_reg2_reg[0]_1 ;
  input \slv_reg2_reg[0]_2 ;
  input \slv_reg2_reg[0]_3 ;
  input \slv_reg2_reg[0]_4 ;
  input \slv_reg2_reg[0]_5 ;
  input \slv_reg2_reg[0]_6 ;
  input \slv_reg2_reg[0]_7 ;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input [7:0]DOADO;
  input [7:0]mem_reg_8;
  input [7:0]mem_reg_9;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_i_10__27_n_0;
  wire mem_reg_i_11__27_n_0;
  wire mem_reg_i_12__28_n_0;
  wire mem_reg_i_13__28_n_0;
  wire mem_reg_i_14__25_n_0;
  wire mem_reg_i_7__27_n_0;
  wire mem_reg_i_8__27_n_0;
  wire mem_reg_i_9__28_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[5]_6 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire \p_wr_en1[5]_78 ;
  wire s00_axi_aclk;
  wire \slv_reg11_reg[16] ;
  wire \slv_reg11_reg[16]_0 ;
  wire \slv_reg11_reg[17] ;
  wire \slv_reg11_reg[17]_0 ;
  wire \slv_reg11_reg[18] ;
  wire \slv_reg11_reg[18]_0 ;
  wire \slv_reg11_reg[19] ;
  wire \slv_reg11_reg[19]_0 ;
  wire \slv_reg11_reg[20] ;
  wire \slv_reg11_reg[20]_0 ;
  wire \slv_reg11_reg[21] ;
  wire \slv_reg11_reg[21]_0 ;
  wire \slv_reg11_reg[22] ;
  wire \slv_reg11_reg[22]_0 ;
  wire \slv_reg11_reg[23] ;
  wire \slv_reg11_reg[23]_0 ;
  wire [7:0]\slv_reg11_reg[7] ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg2_reg[0]_4 ;
  wire \slv_reg2_reg[0]_5 ;
  wire \slv_reg2_reg[0]_6 ;
  wire \slv_reg2_reg[0]_7 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[5]_6 [6:2],p_addr_curr1[1],\p_addr1[5]_6 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_i_7__27_n_0,mem_reg_i_8__27_n_0,mem_reg_i_9__28_n_0,mem_reg_i_10__27_n_0,mem_reg_i_11__27_n_0,mem_reg_i_12__28_n_0,mem_reg_i_13__28_n_0,mem_reg_i_14__25_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg11_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[5]_78 ,\p_wr_en1[5]_78 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_10__27
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_3 ),
        .O(mem_reg_i_10__27_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_11__27
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_4 ),
        .O(mem_reg_i_11__27_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_12__28
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_5 ),
        .O(mem_reg_i_12__28_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_13__28
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_6 ),
        .O(mem_reg_i_13__28_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_14__25
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_7 ),
        .O(mem_reg_i_14__25_n_0));
  LUT5 #(
    .INIT(32'h00020200)) 
    mem_reg_i_15__5
       (.I0(\slv_reg1_reg[0] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .O(\p_wr_en1[5]_78 ));
  LUT6 #(
    .INIT(64'hAAABABABAAA8A8A8)) 
    mem_reg_i_1__12
       (.I0(p_addr_next1),
        .I1(O),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[5]_6 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__17
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[5]_6 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__15
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[5]_6 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__17
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[5]_6 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__18
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[5]_6 [2]));
  LUT5 #(
    .INIT(32'h0007FFF8)) 
    mem_reg_i_6__15
       (.I0(\slv_reg2_reg[0] [1]),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[5]_6 [0]));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_7__27
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_0 ),
        .O(mem_reg_i_7__27_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_8__27
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_1 ),
        .O(mem_reg_i_8__27_n_0));
  LUT5 #(
    .INIT(32'h0000F807)) 
    mem_reg_i_9__28
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .I4(\slv_reg2_reg[0]_2 ),
        .O(mem_reg_i_9__28_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_12 
       (.I0(\slv_reg11_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[0]),
        .O(\slv_reg11_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[16]_i_9 
       (.I0(\slv_reg11_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_0),
        .O(\slv_reg11_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_12 
       (.I0(\slv_reg11_reg[7] [1]),
        .I1(DOADO[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[1]),
        .O(\slv_reg11_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[17]_i_9 
       (.I0(\slv_reg11_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_1),
        .O(\slv_reg11_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_12 
       (.I0(\slv_reg11_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[2]),
        .O(\slv_reg11_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[18]_i_9 
       (.I0(\slv_reg11_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_2),
        .O(\slv_reg11_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_12 
       (.I0(\slv_reg11_reg[7] [3]),
        .I1(DOADO[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[3]),
        .O(\slv_reg11_reg[19]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[19]_i_9 
       (.I0(\slv_reg11_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_3),
        .O(\slv_reg11_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_12 
       (.I0(\slv_reg11_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[4]),
        .O(\slv_reg11_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[20]_i_9 
       (.I0(\slv_reg11_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_4),
        .O(\slv_reg11_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_12 
       (.I0(\slv_reg11_reg[7] [5]),
        .I1(DOADO[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[5]),
        .O(\slv_reg11_reg[21]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[21]_i_9 
       (.I0(\slv_reg11_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_5),
        .O(\slv_reg11_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_12 
       (.I0(\slv_reg11_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[6]),
        .O(\slv_reg11_reg[22]_0 ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[22]_i_9 
       (.I0(\slv_reg11_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_6),
        .O(\slv_reg11_reg[22] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg5[23]_i_11 
       (.I0(\slv_reg11_reg[23]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_7),
        .O(\slv_reg11_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_14 
       (.I0(\slv_reg11_reg[7] [7]),
        .I1(DOADO[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_8[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(mem_reg_9[7]),
        .O(\slv_reg11_reg[23]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_27
   (\slv_reg11_reg[15] ,
    \slv_reg11_reg[15]_0 ,
    \slv_reg11_reg[14] ,
    \slv_reg11_reg[13] ,
    \slv_reg11_reg[12] ,
    \slv_reg11_reg[11] ,
    \slv_reg11_reg[10] ,
    \slv_reg11_reg[9] ,
    \slv_reg11_reg[8] ,
    mem_reg_0,
    \slv_reg11_reg[8]_0 ,
    \slv_reg11_reg[9]_0 ,
    \slv_reg11_reg[10]_0 ,
    \slv_reg11_reg[11]_0 ,
    \slv_reg11_reg[12]_0 ,
    \slv_reg11_reg[13]_0 ,
    \slv_reg11_reg[14]_0 ,
    \slv_reg11_reg[15]_1 ,
    \slv_reg11_reg[15]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_1,
    DOADO,
    mem_reg_2,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    O,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    \slv_reg2_reg[0]_1 ,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_27,
    axi_wready_reg,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    \slv_reg4_reg[8] ,
    \slv_reg4_reg[9] ,
    \slv_reg4_reg[10] ,
    \slv_reg4_reg[11] ,
    \slv_reg4_reg[12] ,
    \slv_reg4_reg[13] ,
    \slv_reg4_reg[14] ,
    \slv_reg4_reg[15] );
  output [7:0]\slv_reg11_reg[15] ;
  output \slv_reg11_reg[15]_0 ;
  output \slv_reg11_reg[14] ;
  output \slv_reg11_reg[13] ;
  output \slv_reg11_reg[12] ;
  output \slv_reg11_reg[11] ;
  output \slv_reg11_reg[10] ;
  output \slv_reg11_reg[9] ;
  output \slv_reg11_reg[8] ;
  output mem_reg_0;
  output \slv_reg11_reg[8]_0 ;
  output \slv_reg11_reg[9]_0 ;
  output \slv_reg11_reg[10]_0 ;
  output \slv_reg11_reg[11]_0 ;
  output \slv_reg11_reg[12]_0 ;
  output \slv_reg11_reg[13]_0 ;
  output \slv_reg11_reg[14]_0 ;
  output \slv_reg11_reg[15]_1 ;
  output [7:0]\slv_reg11_reg[15]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_1;
  input [7:0]DOADO;
  input [7:0]mem_reg_2;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input [0:0]O;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_27;
  input axi_wready_reg;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input \slv_reg4_reg[8] ;
  input \slv_reg4_reg[9] ;
  input \slv_reg4_reg[10] ;
  input \slv_reg4_reg[11] ;
  input \slv_reg4_reg[12] ;
  input \slv_reg4_reg[13] ;
  input \slv_reg4_reg[14] ;
  input \slv_reg4_reg[15] ;

  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[6]_12 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[6]_111 ;
  wire \p_wr_en1[6]_71 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg11_reg[10] ;
  wire \slv_reg11_reg[10]_0 ;
  wire \slv_reg11_reg[11] ;
  wire \slv_reg11_reg[11]_0 ;
  wire \slv_reg11_reg[12] ;
  wire \slv_reg11_reg[12]_0 ;
  wire \slv_reg11_reg[13] ;
  wire \slv_reg11_reg[13]_0 ;
  wire \slv_reg11_reg[14] ;
  wire \slv_reg11_reg[14]_0 ;
  wire [7:0]\slv_reg11_reg[15] ;
  wire \slv_reg11_reg[15]_0 ;
  wire \slv_reg11_reg[15]_1 ;
  wire [7:0]\slv_reg11_reg[15]_2 ;
  wire \slv_reg11_reg[8] ;
  wire \slv_reg11_reg[8]_0 ;
  wire \slv_reg11_reg[9] ;
  wire \slv_reg11_reg[9]_0 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg4_reg[10] ;
  wire \slv_reg4_reg[11] ;
  wire \slv_reg4_reg[12] ;
  wire \slv_reg4_reg[13] ;
  wire \slv_reg4_reg[14] ;
  wire \slv_reg4_reg[15] ;
  wire \slv_reg4_reg[8] ;
  wire \slv_reg4_reg[9] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[6]_12 [6:2],p_addr_curr1[1],\p_addr1[6]_12 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[6]_111 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg11_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[6]_71 ,\p_wr_en1[6]_71 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_10__16
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[12] ),
        .O(\p_wr_data1[6]_111 [4]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_11__16
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[11] ),
        .O(\p_wr_data1[6]_111 [3]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_12__17
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[10] ),
        .O(\p_wr_data1[6]_111 [2]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_13__19
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[9] ),
        .O(\p_wr_data1[6]_111 [1]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_14__20
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[8] ),
        .O(\p_wr_data1[6]_111 [0]));
  LUT6 #(
    .INIT(64'h0000000002202020)) 
    mem_reg_i_15
       (.I0(\slv_reg1_reg[0] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[6]_71 ));
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_16__3
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(O),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    mem_reg_i_1__19
       (.I0(p_addr_next1),
        .I1(mem_reg_0),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[6]_12 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__10
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[6]_12 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__21
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[6]_12 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__23
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[6]_12 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__24
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[6]_12 [2]));
  LUT6 #(
    .INIT(64'h0000007FFFFFFF80)) 
    mem_reg_i_6__9
       (.I0(\slv_reg2_reg[0] [2]),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(O),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[6]_12 [0]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_7__16
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[15] ),
        .O(\p_wr_data1[6]_111 [7]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_8__15
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[14] ),
        .O(\p_wr_data1[6]_111 [6]));
  LUT6 #(
    .INIT(64'h8000155500000000)) 
    mem_reg_i_9__14
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(O),
        .I5(\slv_reg4_reg[13] ),
        .O(\p_wr_data1[6]_111 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg11_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg11_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg11_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg11_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg11_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg11_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg11_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg11_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [2]),
        .I3(mem_reg_1[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_2[2]),
        .O(\slv_reg11_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [3]),
        .I3(mem_reg_1[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_2[3]),
        .O(\slv_reg11_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [4]),
        .I3(mem_reg_1[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_2[4]),
        .O(\slv_reg11_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [5]),
        .I3(mem_reg_1[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_2[5]),
        .O(\slv_reg11_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [6]),
        .I3(mem_reg_1[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_2[6]),
        .O(\slv_reg11_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_14 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [7]),
        .I3(mem_reg_1[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_2[7]),
        .O(\slv_reg11_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [0]),
        .I3(mem_reg_1[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_2[0]),
        .O(\slv_reg11_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_10 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg11_reg[15] [1]),
        .I3(mem_reg_1[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_2[1]),
        .O(\slv_reg11_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[10]_i_3 
       (.I0(\slv_reg11_reg[10] ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_11),
        .O(\slv_reg11_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[11]_i_3 
       (.I0(\slv_reg11_reg[11] ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_14),
        .O(\slv_reg11_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[12]_i_3 
       (.I0(\slv_reg11_reg[12] ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_17),
        .O(\slv_reg11_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[13]_i_3 
       (.I0(\slv_reg11_reg[13] ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_20),
        .O(\slv_reg11_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[14]_i_3 
       (.I0(\slv_reg11_reg[14] ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_23),
        .O(\slv_reg11_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[15]_i_5 
       (.I0(\slv_reg11_reg[15]_0 ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_26),
        .O(\slv_reg11_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[8]_i_3 
       (.I0(\slv_reg11_reg[8] ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_4),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_5),
        .O(\slv_reg11_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[9]_i_3 
       (.I0(\slv_reg11_reg[9] ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_7),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_8),
        .O(\slv_reg11_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_28
   (\slv_reg11_reg[7] ,
    \slv_reg11_reg[7]_0 ,
    \slv_reg11_reg[7]_1 ,
    \slv_reg11_reg[6] ,
    \slv_reg11_reg[6]_0 ,
    \slv_reg11_reg[5] ,
    \slv_reg11_reg[5]_0 ,
    \slv_reg11_reg[4] ,
    \slv_reg11_reg[4]_0 ,
    \slv_reg11_reg[3] ,
    \slv_reg11_reg[3]_0 ,
    \slv_reg11_reg[2] ,
    \slv_reg11_reg[2]_0 ,
    \slv_reg11_reg[1] ,
    \slv_reg11_reg[1]_0 ,
    \slv_reg11_reg[0] ,
    \slv_reg11_reg[0]_0 ,
    \slv_reg11_reg[7]_2 ,
    s00_axi_aclk,
    ADDRARDADDR,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[0] ,
    O,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    DOADO,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    Q);
  output [7:0]\slv_reg11_reg[7] ;
  output \slv_reg11_reg[7]_0 ;
  output \slv_reg11_reg[7]_1 ;
  output \slv_reg11_reg[6] ;
  output \slv_reg11_reg[6]_0 ;
  output \slv_reg11_reg[5] ;
  output \slv_reg11_reg[5]_0 ;
  output \slv_reg11_reg[4] ;
  output \slv_reg11_reg[4]_0 ;
  output \slv_reg11_reg[3] ;
  output \slv_reg11_reg[3]_0 ;
  output \slv_reg11_reg[2] ;
  output \slv_reg11_reg[2]_0 ;
  output \slv_reg11_reg[1] ;
  output \slv_reg11_reg[1]_0 ;
  output \slv_reg11_reg[0] ;
  output \slv_reg11_reg[0]_0 ;
  output [7:0]\slv_reg11_reg[7]_2 ;
  input s00_axi_aclk;
  input [2:0]ADDRARDADDR;
  input [3:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [3:0]\slv_reg2_reg[0] ;
  input [0:0]O;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input [7:0]mem_reg_3;
  input [7:0]mem_reg_4;
  input [7:0]DOADO;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [31:0]Q;

  wire [2:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire [7:0]mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire [7:0]mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_14__16_n_0;
  wire mem_reg_i_15__17_n_0;
  wire mem_reg_i_16__1_n_0;
  wire mem_reg_i_17__3_n_0;
  wire mem_reg_i_18__2_n_0;
  wire mem_reg_i_19__1_n_0;
  wire mem_reg_i_20__3_n_0;
  wire mem_reg_i_21__2_n_0;
  wire mem_reg_i_22__2_n_0;
  wire mem_reg_i_23__2_n_0;
  wire mem_reg_i_24__0_n_0;
  wire mem_reg_i_25__1_n_0;
  wire mem_reg_i_26__1_n_0;
  wire mem_reg_i_27__1_n_0;
  wire mem_reg_i_28__1_n_0;
  wire mem_reg_i_29__0_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[7]_26 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[7]_106 ;
  wire \p_wr_en1[7]_90 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg11_reg[0] ;
  wire \slv_reg11_reg[0]_0 ;
  wire \slv_reg11_reg[1] ;
  wire \slv_reg11_reg[1]_0 ;
  wire \slv_reg11_reg[2] ;
  wire \slv_reg11_reg[2]_0 ;
  wire \slv_reg11_reg[3] ;
  wire \slv_reg11_reg[3]_0 ;
  wire \slv_reg11_reg[4] ;
  wire \slv_reg11_reg[4]_0 ;
  wire \slv_reg11_reg[5] ;
  wire \slv_reg11_reg[5]_0 ;
  wire \slv_reg11_reg[6] ;
  wire \slv_reg11_reg[6]_0 ;
  wire [7:0]\slv_reg11_reg[7] ;
  wire \slv_reg11_reg[7]_0 ;
  wire \slv_reg11_reg[7]_1 ;
  wire [7:0]\slv_reg11_reg[7]_2 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[7]_26 [6:4],ADDRARDADDR,\p_addr1[7]_26 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[7]_106 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg11_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[7]_90 ,\p_wr_en1[7]_90 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  MUXF7 mem_reg_i_10__11
       (.I0(mem_reg_i_24__0_n_0),
        .I1(mem_reg_i_25__1_n_0),
        .O(\p_wr_data1[7]_106 [2]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_11__11
       (.I0(mem_reg_i_26__1_n_0),
        .I1(mem_reg_i_27__1_n_0),
        .O(\p_wr_data1[7]_106 [1]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_12__13
       (.I0(mem_reg_i_28__1_n_0),
        .I1(mem_reg_i_29__0_n_0),
        .O(\p_wr_data1[7]_106 [0]),
        .S(\slv_reg2_reg[0] [0]));
  LUT4 #(
    .INIT(16'h0008)) 
    mem_reg_i_13__0
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(O),
        .O(\p_wr_en1[7]_90 ));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_14__16
       (.I0(Q[31]),
        .I1(O),
        .I2(Q[15]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_14__16_n_0));
  LUT6 #(
    .INIT(64'h0000000030200020)) 
    mem_reg_i_15__17
       (.I0(Q[23]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(Q[7]),
        .I5(O),
        .O(mem_reg_i_15__17_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_16__1
       (.I0(Q[30]),
        .I1(O),
        .I2(Q[14]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_16__1_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_17__3
       (.I0(Q[22]),
        .I1(O),
        .I2(Q[6]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_17__3_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_18__2
       (.I0(Q[29]),
        .I1(O),
        .I2(Q[13]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_18__2_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_19__1
       (.I0(Q[21]),
        .I1(O),
        .I2(Q[5]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_19__1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    mem_reg_i_1__26
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O),
        .I3(p_addr_curr1[3]),
        .O(\p_addr1[7]_26 [6]));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_20__3
       (.I0(Q[28]),
        .I1(O),
        .I2(Q[12]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_20__3_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_21__2
       (.I0(Q[20]),
        .I1(O),
        .I2(Q[4]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_21__2_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_22__2
       (.I0(Q[27]),
        .I1(O),
        .I2(Q[11]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_22__2_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_23__2
       (.I0(Q[19]),
        .I1(O),
        .I2(Q[3]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_23__2_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_24__0
       (.I0(Q[26]),
        .I1(O),
        .I2(Q[10]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_24__0_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_25__1
       (.I0(Q[18]),
        .I1(O),
        .I2(Q[2]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_25__1_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_26__1
       (.I0(Q[25]),
        .I1(O),
        .I2(Q[9]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_26__1_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_27__1
       (.I0(Q[17]),
        .I1(O),
        .I2(Q[1]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_27__1_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_28__1
       (.I0(Q[24]),
        .I1(O),
        .I2(Q[8]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_28__1_n_0));
  LUT6 #(
    .INIT(64'h0030000000220000)) 
    mem_reg_i_29__0
       (.I0(Q[16]),
        .I1(O),
        .I2(Q[0]),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(mem_reg_i_29__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__3
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[7]_26 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__27
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[7]_26 [4]));
  LUT3 #(
    .INIT(8'h1E)) 
    mem_reg_i_4
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(p_addr_curr1[0]),
        .O(\p_addr1[7]_26 [0]));
  MUXF7 mem_reg_i_5__4
       (.I0(mem_reg_i_14__16_n_0),
        .I1(mem_reg_i_15__17_n_0),
        .O(\p_wr_data1[7]_106 [7]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_6__20
       (.I0(mem_reg_i_16__1_n_0),
        .I1(mem_reg_i_17__3_n_0),
        .O(\p_wr_data1[7]_106 [6]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_7__11
       (.I0(mem_reg_i_18__2_n_0),
        .I1(mem_reg_i_19__1_n_0),
        .O(\p_wr_data1[7]_106 [5]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_8__10
       (.I0(mem_reg_i_20__3_n_0),
        .I1(mem_reg_i_21__2_n_0),
        .O(\p_wr_data1[7]_106 [4]),
        .S(\slv_reg2_reg[0] [0]));
  MUXF7 mem_reg_i_9__9
       (.I0(mem_reg_i_22__2_n_0),
        .I1(mem_reg_i_23__2_n_0),
        .O(\p_wr_data1[7]_106 [3]),
        .S(\slv_reg2_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg11_reg[0] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_26),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg11_reg[1] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_27),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg11_reg[2] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_28),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg11_reg[3] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_29),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg11_reg[4] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_30),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg11_reg[5] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_31),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg11_reg[6] ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_32),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFCCF0CC0AAAAAAAA)) 
    \slv_reg11[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg11_reg[7]_0 ),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(mem_reg_33),
        .I5(axi_wready_reg),
        .O(\slv_reg11_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_10 
       (.I0(\slv_reg11_reg[7] [0]),
        .I1(mem_reg_3[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[0]),
        .O(\slv_reg11_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_10 
       (.I0(\slv_reg11_reg[7] [1]),
        .I1(mem_reg_3[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[1]),
        .O(\slv_reg11_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_10 
       (.I0(\slv_reg11_reg[7] [2]),
        .I1(mem_reg_3[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[2]),
        .O(\slv_reg11_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_10 
       (.I0(\slv_reg11_reg[7] [3]),
        .I1(mem_reg_3[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[3]),
        .O(\slv_reg11_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_10 
       (.I0(\slv_reg11_reg[7] [4]),
        .I1(mem_reg_3[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[4]),
        .O(\slv_reg11_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_10 
       (.I0(\slv_reg11_reg[7] [5]),
        .I1(mem_reg_3[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[5]),
        .O(\slv_reg11_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_10 
       (.I0(\slv_reg11_reg[7] [6]),
        .I1(mem_reg_3[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[6]),
        .O(\slv_reg11_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_11 
       (.I0(\slv_reg11_reg[7] [7]),
        .I1(mem_reg_3[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_4[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[7]),
        .O(\slv_reg11_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[0]_i_3 
       (.I0(\slv_reg11_reg[0]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_25),
        .O(\slv_reg11_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[1]_i_3 
       (.I0(\slv_reg11_reg[1]_0 ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_22),
        .O(\slv_reg11_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[2]_i_3 
       (.I0(\slv_reg11_reg[2]_0 ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_19),
        .O(\slv_reg11_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[3]_i_3 
       (.I0(\slv_reg11_reg[3]_0 ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_16),
        .O(\slv_reg11_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[4]_i_3 
       (.I0(\slv_reg11_reg[4]_0 ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_13),
        .O(\slv_reg11_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[5]_i_3 
       (.I0(\slv_reg11_reg[5]_0 ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_10),
        .O(\slv_reg11_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[6]_i_3 
       (.I0(\slv_reg11_reg[6]_0 ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_7),
        .O(\slv_reg11_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg7[7]_i_4 
       (.I0(\slv_reg11_reg[7]_1 ),
        .I1(mem_reg_0),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(mem_reg_1),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(mem_reg_2),
        .O(\slv_reg11_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_29
   (\slv_reg10_reg[31] ,
    \slv_reg10_reg[31]_0 ,
    \slv_reg10_reg[30] ,
    \slv_reg10_reg[29] ,
    \slv_reg10_reg[28] ,
    \slv_reg10_reg[27] ,
    \slv_reg10_reg[26] ,
    \slv_reg10_reg[25] ,
    \slv_reg10_reg[24] ,
    \slv_reg10_reg[24]_0 ,
    \slv_reg10_reg[25]_0 ,
    \slv_reg10_reg[26]_0 ,
    \slv_reg10_reg[27]_0 ,
    \slv_reg10_reg[28]_0 ,
    \slv_reg10_reg[29]_0 ,
    \slv_reg10_reg[30]_0 ,
    \slv_reg10_reg[31]_1 ,
    D,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    s00_axi_aclk,
    p_addr_curr1,
    \slv_reg2_reg[0] ,
    mem_reg_8,
    DOADO,
    mem_reg_9,
    \slv_reg1_reg[0] ,
    O,
    p_addr_next1,
    mem_reg_10,
    \slv_reg2_reg[0]_0 ,
    mem_reg_11,
    \slv_reg2_reg[0]_1 ,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_34,
    axi_wready_reg,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    mem_reg_38,
    mem_reg_39,
    mem_reg_40,
    mem_reg_41,
    Q);
  output [7:0]\slv_reg10_reg[31] ;
  output \slv_reg10_reg[31]_0 ;
  output \slv_reg10_reg[30] ;
  output \slv_reg10_reg[29] ;
  output \slv_reg10_reg[28] ;
  output \slv_reg10_reg[27] ;
  output \slv_reg10_reg[26] ;
  output \slv_reg10_reg[25] ;
  output \slv_reg10_reg[24] ;
  output \slv_reg10_reg[24]_0 ;
  output \slv_reg10_reg[25]_0 ;
  output \slv_reg10_reg[26]_0 ;
  output \slv_reg10_reg[27]_0 ;
  output \slv_reg10_reg[28]_0 ;
  output \slv_reg10_reg[29]_0 ;
  output \slv_reg10_reg[30]_0 ;
  output \slv_reg10_reg[31]_1 ;
  output [7:0]D;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  output mem_reg_4;
  output mem_reg_5;
  output mem_reg_6;
  output mem_reg_7;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]\slv_reg2_reg[0] ;
  input [7:0]mem_reg_8;
  input [7:0]DOADO;
  input [7:0]mem_reg_9;
  input \slv_reg1_reg[0] ;
  input [0:0]O;
  input [0:0]p_addr_next1;
  input mem_reg_10;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_11;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_34;
  input axi_wready_reg;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input mem_reg_38;
  input mem_reg_39;
  input mem_reg_40;
  input mem_reg_41;
  input [31:0]Q;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_38;
  wire mem_reg_39;
  wire mem_reg_4;
  wire mem_reg_40;
  wire mem_reg_41;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_i_16__4_n_0;
  wire mem_reg_i_41_n_0;
  wire mem_reg_i_42_n_0;
  wire mem_reg_i_43_n_0;
  wire mem_reg_i_44_n_0;
  wire mem_reg_i_45_n_0;
  wire mem_reg_i_46_n_0;
  wire mem_reg_i_47_n_0;
  wire mem_reg_i_48_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[8]_18 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[8]_101 ;
  wire \p_wr_en1[8]_32 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg10_reg[24] ;
  wire \slv_reg10_reg[24]_0 ;
  wire \slv_reg10_reg[25] ;
  wire \slv_reg10_reg[25]_0 ;
  wire \slv_reg10_reg[26] ;
  wire \slv_reg10_reg[26]_0 ;
  wire \slv_reg10_reg[27] ;
  wire \slv_reg10_reg[27]_0 ;
  wire \slv_reg10_reg[28] ;
  wire \slv_reg10_reg[28]_0 ;
  wire \slv_reg10_reg[29] ;
  wire \slv_reg10_reg[29]_0 ;
  wire \slv_reg10_reg[30] ;
  wire \slv_reg10_reg[30]_0 ;
  wire [7:0]\slv_reg10_reg[31] ;
  wire \slv_reg10_reg[31]_0 ;
  wire \slv_reg10_reg[31]_1 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[8]_18 [6:2],p_addr_curr1[1],\p_addr1[8]_18 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[8]_101 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg10_reg[31] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[8]_32 ,\p_wr_en1[8]_32 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_10__5
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_4),
        .O(\p_wr_data1[8]_101 [4]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_11__6
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_3),
        .O(\p_wr_data1[8]_101 [3]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_12__9
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_2),
        .O(\p_wr_data1[8]_101 [2]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_13__9
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_1),
        .O(\p_wr_data1[8]_101 [1]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_14__11
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_0),
        .O(\p_wr_data1[8]_101 [0]));
  LUT6 #(
    .INIT(64'h0000000200008880)) 
    mem_reg_i_15__24
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[8]_32 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hE)) 
    mem_reg_i_16__4
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [2]),
        .O(mem_reg_i_16__4_n_0));
  LUT6 #(
    .INIT(64'hAAABBBBBAAA88888)) 
    mem_reg_i_1__28
       (.I0(p_addr_next1),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_i_16__4_n_0),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[8]_18 [6]));
  LUT6 #(
    .INIT(64'hFF00888800003030)) 
    mem_reg_i_25__0
       (.I0(Q[23]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[7]),
        .I3(mem_reg_i_41_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_7));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_26__0
       (.I0(Q[22]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[6]),
        .I3(mem_reg_i_42_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_6));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_27__0
       (.I0(Q[21]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[5]),
        .I3(mem_reg_i_43_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_5));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_28__0
       (.I0(Q[20]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[4]),
        .I3(mem_reg_i_44_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_4));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_29
       (.I0(Q[19]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[3]),
        .I3(mem_reg_i_45_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_3));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__1
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[8]_18 [5]));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_30
       (.I0(Q[18]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[2]),
        .I3(mem_reg_i_46_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_2));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_31
       (.I0(Q[17]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[1]),
        .I3(mem_reg_i_47_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_1));
  LUT6 #(
    .INIT(64'h00FF888800003030)) 
    mem_reg_i_32
       (.I0(Q[16]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(Q[0]),
        .I3(mem_reg_i_48_n_0),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(\slv_reg2_reg[0] [2]),
        .O(mem_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__29
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[8]_18 [4]));
  LUT4 #(
    .INIT(16'hEB28)) 
    mem_reg_i_41
       (.I0(Q[31]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[15]),
        .O(mem_reg_i_41_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_42
       (.I0(Q[30]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[14]),
        .O(mem_reg_i_42_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_43
       (.I0(Q[29]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[13]),
        .O(mem_reg_i_43_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_44
       (.I0(Q[28]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[12]),
        .O(mem_reg_i_44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_45
       (.I0(Q[27]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[11]),
        .O(mem_reg_i_45_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_46
       (.I0(Q[26]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[10]),
        .O(mem_reg_i_46_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_47
       (.I0(Q[25]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[9]),
        .O(mem_reg_i_47_n_0));
  LUT4 #(
    .INIT(16'h14D7)) 
    mem_reg_i_48
       (.I0(Q[24]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(Q[8]),
        .O(mem_reg_i_48_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__29
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[8]_18 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__30
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[8]_18 [2]));
  LUT6 #(
    .INIT(64'h00005557FFFFAAA8)) 
    mem_reg_i_6__1
       (.I0(\slv_reg2_reg[0] [3]),
        .I1(\slv_reg2_reg[0] [0]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(\slv_reg2_reg[0] [1]),
        .I4(O),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[8]_18 [0]));
  LUT6 #(
    .INIT(64'h0202020202020220)) 
    mem_reg_i_7__6
       (.I0(mem_reg_7),
        .I1(O),
        .I2(\slv_reg2_reg[0] [3]),
        .I3(\slv_reg2_reg[0] [0]),
        .I4(\slv_reg2_reg[0] [2]),
        .I5(\slv_reg2_reg[0] [1]),
        .O(\p_wr_data1[8]_101 [7]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_8__5
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_6),
        .O(\p_wr_data1[8]_101 [6]));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    mem_reg_i_9__5
       (.I0(O),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(\slv_reg2_reg[0] [0]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(mem_reg_5),
        .O(\p_wr_data1[8]_101 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg10_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg10_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg10_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg10_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg10_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_38),
        .I4(axi_wready_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg10_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_39),
        .I4(axi_wready_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg10_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_40),
        .I4(axi_wready_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg10_reg[31]_1 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_41),
        .I4(axi_wready_reg),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [0]),
        .I3(mem_reg_8[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_9[0]),
        .O(\slv_reg10_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [1]),
        .I3(mem_reg_8[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_9[1]),
        .O(\slv_reg10_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [2]),
        .I3(mem_reg_8[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_9[2]),
        .O(\slv_reg10_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [3]),
        .I3(mem_reg_8[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_9[3]),
        .O(\slv_reg10_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [4]),
        .I3(mem_reg_8[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_9[4]),
        .O(\slv_reg10_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [5]),
        .I3(mem_reg_8[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_9[5]),
        .O(\slv_reg10_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_9 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [6]),
        .I3(mem_reg_8[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_9[6]),
        .O(\slv_reg10_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_13 
       (.I0(\slv_reg2_reg[0] [0]),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg10_reg[31] [7]),
        .I3(mem_reg_8[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_9[7]),
        .O(\slv_reg10_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[24]_i_3 
       (.I0(\slv_reg10_reg[24] ),
        .I1(mem_reg_10),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_11),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_12),
        .O(\slv_reg10_reg[24]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[25]_i_3 
       (.I0(\slv_reg10_reg[25] ),
        .I1(mem_reg_13),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_15),
        .O(\slv_reg10_reg[25]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[26]_i_3 
       (.I0(\slv_reg10_reg[26] ),
        .I1(mem_reg_16),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_17),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_18),
        .O(\slv_reg10_reg[26]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[27]_i_3 
       (.I0(\slv_reg10_reg[27] ),
        .I1(mem_reg_19),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_20),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_21),
        .O(\slv_reg10_reg[27]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[28]_i_3 
       (.I0(\slv_reg10_reg[28] ),
        .I1(mem_reg_22),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_23),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_24),
        .O(\slv_reg10_reg[28]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[29]_i_3 
       (.I0(\slv_reg10_reg[29] ),
        .I1(mem_reg_25),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_27),
        .O(\slv_reg10_reg[29]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[30]_i_3 
       (.I0(\slv_reg10_reg[30] ),
        .I1(mem_reg_28),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_29),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_30),
        .O(\slv_reg10_reg[30]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg6[31]_i_5 
       (.I0(\slv_reg10_reg[31]_0 ),
        .I1(mem_reg_31),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_33),
        .O(\slv_reg10_reg[31]_1 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_3
   (\slv_reg11_reg[23] ,
    \slv_reg11_reg[16] ,
    \slv_reg11_reg[16]_0 ,
    \slv_reg9_reg[16] ,
    \slv_reg11_reg[17] ,
    \slv_reg11_reg[17]_0 ,
    \slv_reg9_reg[17] ,
    \slv_reg11_reg[18] ,
    \slv_reg11_reg[18]_0 ,
    \slv_reg9_reg[18] ,
    \slv_reg11_reg[19] ,
    \slv_reg11_reg[19]_0 ,
    \slv_reg9_reg[19] ,
    \slv_reg11_reg[20] ,
    \slv_reg11_reg[20]_0 ,
    \slv_reg9_reg[20] ,
    \slv_reg11_reg[21] ,
    \slv_reg11_reg[21]_0 ,
    \slv_reg9_reg[21] ,
    \slv_reg11_reg[22] ,
    \slv_reg11_reg[22]_0 ,
    \slv_reg9_reg[22] ,
    \slv_reg11_reg[23]_0 ,
    \slv_reg11_reg[23]_1 ,
    \slv_reg9_reg[23] ,
    \slv_reg9_reg[23]_0 ,
    \slv_reg11_reg[23]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    \slv_reg2_reg[4] ,
    \slv_reg2_reg[0] ,
    \slv_reg2_reg[0]_0 ,
    \slv_reg2_reg[0]_1 ,
    \slv_reg2_reg[0]_2 ,
    \slv_reg2_reg[0]_3 ,
    \slv_reg2_reg[0]_4 ,
    \slv_reg2_reg[0]_5 ,
    \slv_reg2_reg[0]_6 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    DOADO,
    mem_reg_16,
    mem_reg_17,
    s00_axi_wdata,
    \slv_reg2_reg[0]_7 ,
    mem_reg_18,
    axi_wready_reg,
    \slv_reg2_reg[0]_8 ,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33);
  output [7:0]\slv_reg11_reg[23] ;
  output \slv_reg11_reg[16] ;
  output \slv_reg11_reg[16]_0 ;
  output \slv_reg9_reg[16] ;
  output \slv_reg11_reg[17] ;
  output \slv_reg11_reg[17]_0 ;
  output \slv_reg9_reg[17] ;
  output \slv_reg11_reg[18] ;
  output \slv_reg11_reg[18]_0 ;
  output \slv_reg9_reg[18] ;
  output \slv_reg11_reg[19] ;
  output \slv_reg11_reg[19]_0 ;
  output \slv_reg9_reg[19] ;
  output \slv_reg11_reg[20] ;
  output \slv_reg11_reg[20]_0 ;
  output \slv_reg9_reg[20] ;
  output \slv_reg11_reg[21] ;
  output \slv_reg11_reg[21]_0 ;
  output \slv_reg9_reg[21] ;
  output \slv_reg11_reg[22] ;
  output \slv_reg11_reg[22]_0 ;
  output \slv_reg9_reg[22] ;
  output \slv_reg11_reg[23]_0 ;
  output \slv_reg11_reg[23]_1 ;
  output \slv_reg9_reg[23] ;
  output [7:0]\slv_reg9_reg[23]_0 ;
  output [7:0]\slv_reg11_reg[23]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg2_reg[0] ;
  input \slv_reg2_reg[0]_0 ;
  input \slv_reg2_reg[0]_1 ;
  input \slv_reg2_reg[0]_2 ;
  input \slv_reg2_reg[0]_3 ;
  input \slv_reg2_reg[0]_4 ;
  input \slv_reg2_reg[0]_5 ;
  input \slv_reg2_reg[0]_6 ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input [7:0]DOADO;
  input [7:0]mem_reg_16;
  input [7:0]mem_reg_17;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_7 ;
  input mem_reg_18;
  input axi_wready_reg;
  input \slv_reg2_reg[0]_8 ;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire [7:0]mem_reg_16;
  wire [7:0]mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_10__29_n_0;
  wire mem_reg_i_11__29_n_0;
  wire mem_reg_i_12__30_n_0;
  wire mem_reg_i_13__30_n_0;
  wire mem_reg_i_14__27_n_0;
  wire mem_reg_i_7__29_n_0;
  wire mem_reg_i_8__29_n_0;
  wire mem_reg_i_9__30_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[13]_9 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire \p_wr_en1[13]_80 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg11_reg[16] ;
  wire \slv_reg11_reg[16]_0 ;
  wire \slv_reg11_reg[17] ;
  wire \slv_reg11_reg[17]_0 ;
  wire \slv_reg11_reg[18] ;
  wire \slv_reg11_reg[18]_0 ;
  wire \slv_reg11_reg[19] ;
  wire \slv_reg11_reg[19]_0 ;
  wire \slv_reg11_reg[20] ;
  wire \slv_reg11_reg[20]_0 ;
  wire \slv_reg11_reg[21] ;
  wire \slv_reg11_reg[21]_0 ;
  wire \slv_reg11_reg[22] ;
  wire \slv_reg11_reg[22]_0 ;
  wire [7:0]\slv_reg11_reg[23] ;
  wire \slv_reg11_reg[23]_0 ;
  wire \slv_reg11_reg[23]_1 ;
  wire [7:0]\slv_reg11_reg[23]_2 ;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg2_reg[0]_4 ;
  wire \slv_reg2_reg[0]_5 ;
  wire \slv_reg2_reg[0]_6 ;
  wire \slv_reg2_reg[0]_7 ;
  wire \slv_reg2_reg[0]_8 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg9_reg[16] ;
  wire \slv_reg9_reg[17] ;
  wire \slv_reg9_reg[18] ;
  wire \slv_reg9_reg[19] ;
  wire \slv_reg9_reg[20] ;
  wire \slv_reg9_reg[21] ;
  wire \slv_reg9_reg[22] ;
  wire \slv_reg9_reg[23] ;
  wire [7:0]\slv_reg9_reg[23]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[13]_9 [6:2],p_addr_curr1[1],\p_addr1[13]_9 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_i_7__29_n_0,mem_reg_i_8__29_n_0,mem_reg_i_9__30_n_0,mem_reg_i_10__29_n_0,mem_reg_i_11__29_n_0,mem_reg_i_12__30_n_0,mem_reg_i_13__30_n_0,mem_reg_i_14__27_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg11_reg[23] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[13]_80 ,\p_wr_en1[13]_80 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_10__29
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_2 ),
        .O(mem_reg_i_10__29_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_11__29
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_3 ),
        .O(mem_reg_i_11__29_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_12__30
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_4 ),
        .O(mem_reg_i_12__30_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_13__30
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_5 ),
        .O(mem_reg_i_13__30_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_14__27
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_6 ),
        .O(mem_reg_i_14__27_n_0));
  LUT5 #(
    .INIT(32'h02200000)) 
    mem_reg_i_15__7
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[1]),
        .I4(O[3]),
        .O(\p_wr_en1[13]_80 ));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    mem_reg_i_1__16
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[2]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[13]_9 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__13
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[13]_9 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__18
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[13]_9 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__20
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[13]_9 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__21
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[13]_9 [2]));
  LUT5 #(
    .INIT(32'h007FFF80)) 
    mem_reg_i_6__12
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[13]_9 [0]));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_7__29
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0] ),
        .O(mem_reg_i_7__29_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_8__29
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_0 ),
        .O(mem_reg_i_8__29_n_0));
  LUT5 #(
    .INIT(32'h0000807F)) 
    mem_reg_i_9__30
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(\slv_reg2_reg[4] ),
        .I4(\slv_reg2_reg[0]_1 ),
        .O(mem_reg_i_9__30_n_0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg11_reg[16] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_19),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg11_reg[17] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_21),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg11_reg[18] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_23),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg11_reg[19] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_25),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg11_reg[20] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg11_reg[21] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg11_reg[22] ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg11[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg11_reg[23]_0 ),
        .I2(\slv_reg2_reg[0]_8 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg11_reg[23]_2 [7]));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[16]_i_3 
       (.I0(\slv_reg11_reg[16]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_0),
        .I4(O[3]),
        .I5(mem_reg_1),
        .O(\slv_reg9_reg[16] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_7 
       (.I0(\slv_reg11_reg[23] [0]),
        .I1(DOADO[0]),
        .I2(O[1]),
        .I3(mem_reg_16[0]),
        .I4(O[0]),
        .I5(mem_reg_17[0]),
        .O(\slv_reg11_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[17]_i_3 
       (.I0(\slv_reg11_reg[17]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_2),
        .I4(O[3]),
        .I5(mem_reg_3),
        .O(\slv_reg9_reg[17] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_7 
       (.I0(\slv_reg11_reg[23] [1]),
        .I1(DOADO[1]),
        .I2(O[1]),
        .I3(mem_reg_16[1]),
        .I4(O[0]),
        .I5(mem_reg_17[1]),
        .O(\slv_reg11_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[18]_i_3 
       (.I0(\slv_reg11_reg[18]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_4),
        .I4(O[3]),
        .I5(mem_reg_5),
        .O(\slv_reg9_reg[18] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_7 
       (.I0(\slv_reg11_reg[23] [2]),
        .I1(DOADO[2]),
        .I2(O[1]),
        .I3(mem_reg_16[2]),
        .I4(O[0]),
        .I5(mem_reg_17[2]),
        .O(\slv_reg11_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[19]_i_3 
       (.I0(\slv_reg11_reg[19]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_6),
        .I4(O[3]),
        .I5(mem_reg_7),
        .O(\slv_reg9_reg[19] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_7 
       (.I0(\slv_reg11_reg[23] [3]),
        .I1(DOADO[3]),
        .I2(O[1]),
        .I3(mem_reg_16[3]),
        .I4(O[0]),
        .I5(mem_reg_17[3]),
        .O(\slv_reg11_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[20]_i_3 
       (.I0(\slv_reg11_reg[20]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_8),
        .I4(O[3]),
        .I5(mem_reg_9),
        .O(\slv_reg9_reg[20] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_7 
       (.I0(\slv_reg11_reg[23] [4]),
        .I1(DOADO[4]),
        .I2(O[1]),
        .I3(mem_reg_16[4]),
        .I4(O[0]),
        .I5(mem_reg_17[4]),
        .O(\slv_reg11_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[21]_i_3 
       (.I0(\slv_reg11_reg[21]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_10),
        .I4(O[3]),
        .I5(mem_reg_11),
        .O(\slv_reg9_reg[21] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_7 
       (.I0(\slv_reg11_reg[23] [5]),
        .I1(DOADO[5]),
        .I2(O[1]),
        .I3(mem_reg_16[5]),
        .I4(O[0]),
        .I5(mem_reg_17[5]),
        .O(\slv_reg11_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[22]_i_3 
       (.I0(\slv_reg11_reg[22]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_12),
        .I4(O[3]),
        .I5(mem_reg_13),
        .O(\slv_reg9_reg[22] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_7 
       (.I0(\slv_reg11_reg[23] [6]),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(mem_reg_16[6]),
        .I4(O[0]),
        .I5(mem_reg_17[6]),
        .O(\slv_reg11_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hEBE8FF3F2B28C000)) 
    \slv_reg5[23]_i_5 
       (.I0(\slv_reg11_reg[23]_1 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_14),
        .I4(O[3]),
        .I5(mem_reg_15),
        .O(\slv_reg9_reg[23] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_9 
       (.I0(\slv_reg11_reg[23] [7]),
        .I1(DOADO[7]),
        .I2(O[1]),
        .I3(mem_reg_16[7]),
        .I4(O[0]),
        .I5(mem_reg_17[7]),
        .O(\slv_reg11_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[16]_i_3 
       (.I0(\slv_reg11_reg[16]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_0),
        .I4(mem_reg_1),
        .I5(O[3]),
        .O(\slv_reg11_reg[16] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[17]_i_3 
       (.I0(\slv_reg11_reg[17]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_2),
        .I4(mem_reg_3),
        .I5(O[3]),
        .O(\slv_reg11_reg[17] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[18]_i_3 
       (.I0(\slv_reg11_reg[18]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_4),
        .I4(mem_reg_5),
        .I5(O[3]),
        .O(\slv_reg11_reg[18] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[19]_i_3 
       (.I0(\slv_reg11_reg[19]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_6),
        .I4(mem_reg_7),
        .I5(O[3]),
        .O(\slv_reg11_reg[19] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[20]_i_3 
       (.I0(\slv_reg11_reg[20]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_8),
        .I4(mem_reg_9),
        .I5(O[3]),
        .O(\slv_reg11_reg[20] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[21]_i_3 
       (.I0(\slv_reg11_reg[21]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_10),
        .I4(mem_reg_11),
        .I5(O[3]),
        .O(\slv_reg11_reg[21] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[22]_i_3 
       (.I0(\slv_reg11_reg[22]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_12),
        .I4(mem_reg_13),
        .I5(O[3]),
        .O(\slv_reg11_reg[22] ));
  LUT6 #(
    .INIT(64'hFF3FC000EBE82B28)) 
    \slv_reg7[23]_i_5 
       (.I0(\slv_reg11_reg[23]_1 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_14),
        .I4(mem_reg_15),
        .I5(O[3]),
        .O(\slv_reg11_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg9_reg[16] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_18),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg9_reg[17] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_20),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg9_reg[18] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_22),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg9_reg[19] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_24),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg9_reg[20] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg9_reg[21] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg9_reg[22] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg9_reg[23] ),
        .I2(\slv_reg2_reg[0]_7 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[23]_0 [7]));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_30
   (\slv_reg12_reg[23] ,
    \slv_reg12_reg[16] ,
    \slv_reg12_reg[16]_0 ,
    \slv_reg10_reg[16] ,
    \slv_reg12_reg[17] ,
    \slv_reg12_reg[17]_0 ,
    \slv_reg10_reg[17] ,
    \slv_reg12_reg[18] ,
    \slv_reg12_reg[18]_0 ,
    \slv_reg10_reg[18] ,
    \slv_reg12_reg[19] ,
    \slv_reg12_reg[19]_0 ,
    \slv_reg10_reg[19] ,
    \slv_reg12_reg[20] ,
    \slv_reg12_reg[20]_0 ,
    \slv_reg10_reg[20] ,
    \slv_reg12_reg[21] ,
    \slv_reg12_reg[21]_0 ,
    \slv_reg10_reg[21] ,
    \slv_reg12_reg[22] ,
    \slv_reg12_reg[22]_0 ,
    \slv_reg10_reg[22] ,
    \slv_reg12_reg[23]_0 ,
    \slv_reg12_reg[23]_1 ,
    \slv_reg10_reg[23] ,
    D,
    \slv_reg12_reg[23]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[17] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[19] ,
    \slv_reg4_reg[20] ,
    \slv_reg4_reg[21] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[23] ,
    \slv_reg2_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    p_addr_next1,
    \slv_reg1_reg[0] ,
    mem_reg_16,
    mem_reg_17,
    DOADO,
    s00_axi_wdata,
    \slv_reg2_reg[0]_0 ,
    mem_reg_18,
    axi_wready_reg,
    \slv_reg2_reg[0]_1 ,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33);
  output [7:0]\slv_reg12_reg[23] ;
  output \slv_reg12_reg[16] ;
  output \slv_reg12_reg[16]_0 ;
  output \slv_reg10_reg[16] ;
  output \slv_reg12_reg[17] ;
  output \slv_reg12_reg[17]_0 ;
  output \slv_reg10_reg[17] ;
  output \slv_reg12_reg[18] ;
  output \slv_reg12_reg[18]_0 ;
  output \slv_reg10_reg[18] ;
  output \slv_reg12_reg[19] ;
  output \slv_reg12_reg[19]_0 ;
  output \slv_reg10_reg[19] ;
  output \slv_reg12_reg[20] ;
  output \slv_reg12_reg[20]_0 ;
  output \slv_reg10_reg[20] ;
  output \slv_reg12_reg[21] ;
  output \slv_reg12_reg[21]_0 ;
  output \slv_reg10_reg[21] ;
  output \slv_reg12_reg[22] ;
  output \slv_reg12_reg[22]_0 ;
  output \slv_reg10_reg[22] ;
  output \slv_reg12_reg[23]_0 ;
  output \slv_reg12_reg[23]_1 ;
  output \slv_reg10_reg[23] ;
  output [7:0]D;
  output [7:0]\slv_reg12_reg[23]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [0:0]O;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[17] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[19] ;
  input \slv_reg4_reg[20] ;
  input \slv_reg4_reg[21] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[23] ;
  input [3:0]\slv_reg2_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input [0:0]p_addr_next1;
  input \slv_reg1_reg[0] ;
  input [7:0]mem_reg_16;
  input [7:0]mem_reg_17;
  input [7:0]DOADO;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_18;
  input axi_wready_reg;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;

  wire [7:0]D;
  wire [7:0]DOADO;
  wire [0:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire [7:0]mem_reg_16;
  wire [7:0]mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_10__28_n_0;
  wire mem_reg_i_11__28_n_0;
  wire mem_reg_i_12__29_n_0;
  wire mem_reg_i_13__29_n_0;
  wire mem_reg_i_14__26_n_0;
  wire mem_reg_i_7__28_n_0;
  wire mem_reg_i_8__28_n_0;
  wire mem_reg_i_9__29_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[9]_0 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire \p_wr_en1[9]_75 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg10_reg[16] ;
  wire \slv_reg10_reg[17] ;
  wire \slv_reg10_reg[18] ;
  wire \slv_reg10_reg[19] ;
  wire \slv_reg10_reg[20] ;
  wire \slv_reg10_reg[21] ;
  wire \slv_reg10_reg[22] ;
  wire \slv_reg10_reg[23] ;
  wire \slv_reg12_reg[16] ;
  wire \slv_reg12_reg[16]_0 ;
  wire \slv_reg12_reg[17] ;
  wire \slv_reg12_reg[17]_0 ;
  wire \slv_reg12_reg[18] ;
  wire \slv_reg12_reg[18]_0 ;
  wire \slv_reg12_reg[19] ;
  wire \slv_reg12_reg[19]_0 ;
  wire \slv_reg12_reg[20] ;
  wire \slv_reg12_reg[20]_0 ;
  wire \slv_reg12_reg[21] ;
  wire \slv_reg12_reg[21]_0 ;
  wire \slv_reg12_reg[22] ;
  wire \slv_reg12_reg[22]_0 ;
  wire [7:0]\slv_reg12_reg[23] ;
  wire \slv_reg12_reg[23]_0 ;
  wire \slv_reg12_reg[23]_1 ;
  wire [7:0]\slv_reg12_reg[23]_2 ;
  wire \slv_reg1_reg[0] ;
  wire [3:0]\slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[17] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[19] ;
  wire \slv_reg4_reg[20] ;
  wire \slv_reg4_reg[21] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[23] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[9]_0 [6:2],p_addr_curr1[1],\p_addr1[9]_0 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mem_reg_i_7__28_n_0,mem_reg_i_8__28_n_0,mem_reg_i_9__29_n_0,mem_reg_i_10__28_n_0,mem_reg_i_11__28_n_0,mem_reg_i_12__29_n_0,mem_reg_i_13__29_n_0,mem_reg_i_14__26_n_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg12_reg[23] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[9]_75 ,\p_wr_en1[9]_75 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hAAAFABAFAAA0A8A0)) 
    mem_reg_i_1
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[0] [2]),
        .I2(O),
        .I3(\slv_reg2_reg[0] [3]),
        .I4(\slv_reg2_reg[0] [1]),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[9]_0 [6]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_10__28
       (.I0(O),
        .I1(\slv_reg4_reg[20] ),
        .O(mem_reg_i_10__28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_11__28
       (.I0(O),
        .I1(\slv_reg4_reg[19] ),
        .O(mem_reg_i_11__28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_12__29
       (.I0(O),
        .I1(\slv_reg4_reg[18] ),
        .O(mem_reg_i_12__29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_13__29
       (.I0(O),
        .I1(\slv_reg4_reg[17] ),
        .O(mem_reg_i_13__29_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_14__26
       (.I0(O),
        .I1(\slv_reg4_reg[16] ),
        .O(mem_reg_i_14__26_n_0));
  LUT5 #(
    .INIT(32'h00022000)) 
    mem_reg_i_15__2
       (.I0(\slv_reg1_reg[0] ),
        .I1(O),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(\slv_reg2_reg[0] [3]),
        .O(\p_wr_en1[9]_75 ));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__30
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[9]_0 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__4
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[9]_0 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__7
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[9]_0 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__12
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[9]_0 [2]));
  LUT5 #(
    .INIT(32'h0307FCF8)) 
    mem_reg_i_6
       (.I0(\slv_reg2_reg[0] [1]),
        .I1(\slv_reg2_reg[0] [3]),
        .I2(O),
        .I3(\slv_reg2_reg[0] [2]),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[9]_0 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_7__28
       (.I0(O),
        .I1(\slv_reg4_reg[23] ),
        .O(mem_reg_i_7__28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_8__28
       (.I0(O),
        .I1(\slv_reg4_reg[22] ),
        .O(mem_reg_i_8__28_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    mem_reg_i_9__29
       (.I0(O),
        .I1(\slv_reg4_reg[21] ),
        .O(mem_reg_i_9__29_n_0));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg10_reg[16] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_18),
        .I4(axi_wready_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg10_reg[17] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_20),
        .I4(axi_wready_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg10_reg[18] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_22),
        .I4(axi_wready_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg10_reg[19] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_24),
        .I4(axi_wready_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg10_reg[20] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg10_reg[21] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg10_reg[22] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg10[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg10_reg[23] ),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[16]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg12_reg[16] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_19),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[17]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg12_reg[17] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_21),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[18]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg12_reg[18] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_23),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[19]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg12_reg[19] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_25),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[20]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg12_reg[20] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[21]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg12_reg[21] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[22]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg12_reg[22] ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg12[23]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg12_reg[23]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg12_reg[23]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_8 
       (.I0(\slv_reg12_reg[23] [0]),
        .I1(mem_reg_16[0]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[0]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[0]),
        .O(\slv_reg12_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_8 
       (.I0(\slv_reg12_reg[23] [1]),
        .I1(mem_reg_16[1]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[1]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[1]),
        .O(\slv_reg12_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_8 
       (.I0(\slv_reg12_reg[23] [2]),
        .I1(mem_reg_16[2]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[2]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[2]),
        .O(\slv_reg12_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_8 
       (.I0(\slv_reg12_reg[23] [3]),
        .I1(mem_reg_16[3]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[3]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[3]),
        .O(\slv_reg12_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_8 
       (.I0(\slv_reg12_reg[23] [4]),
        .I1(mem_reg_16[4]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[4]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[4]),
        .O(\slv_reg12_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_8 
       (.I0(\slv_reg12_reg[23] [5]),
        .I1(mem_reg_16[5]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[5]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[5]),
        .O(\slv_reg12_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_8 
       (.I0(\slv_reg12_reg[23] [6]),
        .I1(mem_reg_16[6]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[6]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[6]),
        .O(\slv_reg12_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_10 
       (.I0(\slv_reg12_reg[23] [7]),
        .I1(mem_reg_16[7]),
        .I2(\slv_reg2_reg[0] [1]),
        .I3(mem_reg_17[7]),
        .I4(\slv_reg2_reg[0] [0]),
        .I5(DOADO[7]),
        .O(\slv_reg12_reg[23]_1 ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[16]_i_3 
       (.I0(\slv_reg12_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_0),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_1),
        .O(\slv_reg10_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[17]_i_3 
       (.I0(\slv_reg12_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_2),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_3),
        .O(\slv_reg10_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[18]_i_3 
       (.I0(\slv_reg12_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_4),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_5),
        .O(\slv_reg10_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[19]_i_3 
       (.I0(\slv_reg12_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_7),
        .O(\slv_reg10_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[20]_i_3 
       (.I0(\slv_reg12_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_9),
        .O(\slv_reg10_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[21]_i_3 
       (.I0(\slv_reg12_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_11),
        .O(\slv_reg10_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[22]_i_3 
       (.I0(\slv_reg12_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_13),
        .O(\slv_reg10_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFCEB2B0300E828)) 
    \slv_reg6[23]_i_5 
       (.I0(\slv_reg12_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(\slv_reg2_reg[0] [3]),
        .I5(mem_reg_15),
        .O(\slv_reg10_reg[23] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[16]_i_3 
       (.I0(\slv_reg12_reg[16]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_0),
        .I4(mem_reg_1),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[16] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[17]_i_3 
       (.I0(\slv_reg12_reg[17]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_2),
        .I4(mem_reg_3),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[17] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[18]_i_3 
       (.I0(\slv_reg12_reg[18]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_4),
        .I4(mem_reg_5),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[18] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[19]_i_3 
       (.I0(\slv_reg12_reg[19]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_6),
        .I4(mem_reg_7),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[19] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[20]_i_3 
       (.I0(\slv_reg12_reg[20]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_8),
        .I4(mem_reg_9),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[20] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[21]_i_3 
       (.I0(\slv_reg12_reg[21]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_10),
        .I4(mem_reg_11),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[21] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[22]_i_3 
       (.I0(\slv_reg12_reg[22]_0 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_12),
        .I4(mem_reg_13),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[22] ));
  LUT6 #(
    .INIT(64'hEB2BE828FFFC0300)) 
    \slv_reg8[23]_i_5 
       (.I0(\slv_reg12_reg[23]_1 ),
        .I1(\slv_reg2_reg[0] [1]),
        .I2(\slv_reg2_reg[0] [2]),
        .I3(mem_reg_14),
        .I4(mem_reg_15),
        .I5(\slv_reg2_reg[0] [3]),
        .O(\slv_reg12_reg[23]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_4
   (\slv_reg9_reg[15] ,
    \slv_reg9_reg[15]_0 ,
    \slv_reg9_reg[14] ,
    \slv_reg9_reg[13] ,
    \slv_reg9_reg[12] ,
    \slv_reg9_reg[11] ,
    \slv_reg9_reg[10] ,
    \slv_reg9_reg[9] ,
    \slv_reg9_reg[8] ,
    \slv_reg9_reg[8]_0 ,
    \slv_reg9_reg[9]_0 ,
    \slv_reg9_reg[10]_0 ,
    \slv_reg9_reg[11]_0 ,
    \slv_reg9_reg[12]_0 ,
    \slv_reg9_reg[13]_0 ,
    \slv_reg9_reg[14]_0 ,
    \slv_reg9_reg[15]_1 ,
    \slv_reg9_reg[15]_2 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    mem_reg_0,
    DOADO,
    mem_reg_1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_2,
    \slv_reg2_reg[0] ,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    Q,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[17] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[3] ,
    \slv_reg4_reg[20] ,
    \slv_reg4_reg[21] ,
    \slv_reg4_reg[6] ,
    \slv_reg4_reg[7] );
  output [7:0]\slv_reg9_reg[15] ;
  output \slv_reg9_reg[15]_0 ;
  output \slv_reg9_reg[14] ;
  output \slv_reg9_reg[13] ;
  output \slv_reg9_reg[12] ;
  output \slv_reg9_reg[11] ;
  output \slv_reg9_reg[10] ;
  output \slv_reg9_reg[9] ;
  output \slv_reg9_reg[8] ;
  output \slv_reg9_reg[8]_0 ;
  output \slv_reg9_reg[9]_0 ;
  output \slv_reg9_reg[10]_0 ;
  output \slv_reg9_reg[11]_0 ;
  output \slv_reg9_reg[12]_0 ;
  output \slv_reg9_reg[13]_0 ;
  output \slv_reg9_reg[14]_0 ;
  output \slv_reg9_reg[15]_1 ;
  output [7:0]\slv_reg9_reg[15]_2 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]DOADO;
  input [7:0]mem_reg_1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_2;
  input \slv_reg2_reg[0] ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input [15:0]Q;
  input \slv_reg4_reg[0] ;
  input \slv_reg4_reg[17] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[3] ;
  input \slv_reg4_reg[20] ;
  input \slv_reg4_reg[21] ;
  input \slv_reg4_reg[6] ;
  input \slv_reg4_reg[7] ;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire [15:0]Q;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_16__8_n_0;
  wire mem_reg_i_17__10_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[14]_7 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[14]_120 ;
  wire \p_wr_en1[14]_72 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[17] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[20] ;
  wire \slv_reg4_reg[21] ;
  wire \slv_reg4_reg[3] ;
  wire \slv_reg4_reg[6] ;
  wire \slv_reg4_reg[7] ;
  wire \slv_reg9_reg[10] ;
  wire \slv_reg9_reg[10]_0 ;
  wire \slv_reg9_reg[11] ;
  wire \slv_reg9_reg[11]_0 ;
  wire \slv_reg9_reg[12] ;
  wire \slv_reg9_reg[12]_0 ;
  wire \slv_reg9_reg[13] ;
  wire \slv_reg9_reg[13]_0 ;
  wire \slv_reg9_reg[14] ;
  wire \slv_reg9_reg[14]_0 ;
  wire [7:0]\slv_reg9_reg[15] ;
  wire \slv_reg9_reg[15]_0 ;
  wire \slv_reg9_reg[15]_1 ;
  wire [7:0]\slv_reg9_reg[15]_2 ;
  wire \slv_reg9_reg[8] ;
  wire \slv_reg9_reg[8]_0 ;
  wire \slv_reg9_reg[9] ;
  wire \slv_reg9_reg[9]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[14]_7 [6:2],p_addr_curr1[1],\p_addr1[14]_7 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[14]_120 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg9_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[14]_72 ,\p_wr_en1[14]_72 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h000000000000FD5D)) 
    mem_reg_i_10__25
       (.I0(O[0]),
        .I1(Q[4]),
        .I2(O[1]),
        .I3(Q[12]),
        .I4(\slv_reg4_reg[20] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [4]));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    mem_reg_i_11__25
       (.I0(Q[3]),
        .I1(O[1]),
        .I2(Q[11]),
        .I3(O[0]),
        .I4(\slv_reg4_reg[3] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [3]));
  LUT6 #(
    .INIT(64'h000000000000FD5D)) 
    mem_reg_i_12__25
       (.I0(O[0]),
        .I1(Q[2]),
        .I2(O[1]),
        .I3(Q[10]),
        .I4(\slv_reg4_reg[18] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [2]));
  LUT6 #(
    .INIT(64'h000000000000FD5D)) 
    mem_reg_i_13__26
       (.I0(O[0]),
        .I1(Q[1]),
        .I2(O[1]),
        .I3(Q[9]),
        .I4(\slv_reg4_reg[17] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [1]));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    mem_reg_i_14__24
       (.I0(Q[0]),
        .I1(O[1]),
        .I2(Q[8]),
        .I3(O[0]),
        .I4(\slv_reg4_reg[0] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [0]));
  LUT6 #(
    .INIT(64'h0220202000000000)) 
    mem_reg_i_15__0
       (.I0(\slv_reg1_reg[0] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(O[3]),
        .O(\p_wr_en1[14]_72 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_16__8
       (.I0(O[0]),
        .I1(O[2]),
        .O(mem_reg_i_16__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hFBBFBFBF)) 
    mem_reg_i_17__10
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(O[0]),
        .O(mem_reg_i_17__10_n_0));
  LUT6 #(
    .INIT(64'hABBBBBBBA8888888)) 
    mem_reg_i_1__13
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[1]),
        .I3(O[3]),
        .I4(mem_reg_i_16__8_n_0),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[14]_7 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__16
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[14]_7 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__16
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[14]_7 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__18
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[14]_7 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__19
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[14]_7 [2]));
  LUT6 #(
    .INIT(64'h00007FFFFFFF8000)) 
    mem_reg_i_6__14
       (.I0(O[2]),
        .I1(O[0]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[14]_7 [0]));
  LUT6 #(
    .INIT(64'h00E200FF00E20000)) 
    mem_reg_i_7__25
       (.I0(Q[7]),
        .I1(O[1]),
        .I2(Q[15]),
        .I3(mem_reg_i_17__10_n_0),
        .I4(O[0]),
        .I5(\slv_reg4_reg[7] ),
        .O(\p_wr_data1[14]_120 [7]));
  LUT6 #(
    .INIT(64'h00000000E2FFE200)) 
    mem_reg_i_8__24
       (.I0(Q[6]),
        .I1(O[1]),
        .I2(Q[14]),
        .I3(O[0]),
        .I4(\slv_reg4_reg[6] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [6]));
  LUT6 #(
    .INIT(64'h000000000000FD5D)) 
    mem_reg_i_9__23
       (.I0(O[0]),
        .I1(Q[5]),
        .I2(O[1]),
        .I3(Q[13]),
        .I4(\slv_reg4_reg[21] ),
        .I5(mem_reg_i_17__10_n_0),
        .O(\p_wr_data1[14]_120 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[10]_i_3 
       (.I0(\slv_reg9_reg[10] ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_10),
        .O(\slv_reg9_reg[10]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [2]),
        .I3(mem_reg_0[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_1[2]),
        .O(\slv_reg9_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[11]_i_3 
       (.I0(\slv_reg9_reg[11] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_13),
        .O(\slv_reg9_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [3]),
        .I3(mem_reg_0[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_1[3]),
        .O(\slv_reg9_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[12]_i_3 
       (.I0(\slv_reg9_reg[12] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_16),
        .O(\slv_reg9_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [4]),
        .I3(mem_reg_0[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_1[4]),
        .O(\slv_reg9_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[13]_i_3 
       (.I0(\slv_reg9_reg[13] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_19),
        .O(\slv_reg9_reg[13]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [5]),
        .I3(mem_reg_0[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_1[5]),
        .O(\slv_reg9_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[14]_i_3 
       (.I0(\slv_reg9_reg[14] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_22),
        .O(\slv_reg9_reg[14]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [6]),
        .I3(mem_reg_0[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_1[6]),
        .O(\slv_reg9_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_12 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [7]),
        .I3(mem_reg_0[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_1[7]),
        .O(\slv_reg9_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[15]_i_5 
       (.I0(\slv_reg9_reg[15]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_25),
        .O(\slv_reg9_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[8]_i_3 
       (.I0(\slv_reg9_reg[8] ),
        .I1(mem_reg_2),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_3),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_4),
        .O(\slv_reg9_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [0]),
        .I3(mem_reg_0[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_1[0]),
        .O(\slv_reg9_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[9]_i_3 
       (.I0(\slv_reg9_reg[9] ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_7),
        .O(\slv_reg9_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_8 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg9_reg[15] [1]),
        .I3(mem_reg_0[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_1[1]),
        .O(\slv_reg9_reg[9] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg9_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg9_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg9_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg9_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg9_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg9_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [7]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg9_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg9_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[15]_2 [1]));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_5
   (\slv_reg9_reg[7] ,
    \slv_reg9_reg[7]_0 ,
    \slv_reg9_reg[7]_1 ,
    \slv_reg9_reg[6] ,
    \slv_reg9_reg[6]_0 ,
    \slv_reg9_reg[5] ,
    \slv_reg9_reg[5]_0 ,
    \slv_reg9_reg[4] ,
    \slv_reg9_reg[4]_0 ,
    \slv_reg9_reg[3] ,
    \slv_reg9_reg[3]_0 ,
    \slv_reg9_reg[2] ,
    \slv_reg9_reg[2]_0 ,
    \slv_reg9_reg[1] ,
    \slv_reg9_reg[1]_0 ,
    \slv_reg9_reg[0] ,
    \slv_reg9_reg[0]_0 ,
    \slv_reg9_reg[7]_2 ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    s00_axi_aclk,
    ADDRARDADDR,
    p_addr_curr1,
    O,
    \slv_reg1_reg[0] ,
    \slv_reg2_reg[4] ,
    p_addr_next1,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    DOADO,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    s00_axi_wdata,
    mem_reg_30,
    axi_wready_reg,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    mem_reg_35,
    mem_reg_36,
    mem_reg_37,
    Q,
    \slv_reg4_reg[1] ,
    \slv_reg4_reg[2] ,
    \slv_reg4_reg[4] ,
    \slv_reg4_reg[5] );
  output [7:0]\slv_reg9_reg[7] ;
  output \slv_reg9_reg[7]_0 ;
  output \slv_reg9_reg[7]_1 ;
  output \slv_reg9_reg[6] ;
  output \slv_reg9_reg[6]_0 ;
  output \slv_reg9_reg[5] ;
  output \slv_reg9_reg[5]_0 ;
  output \slv_reg9_reg[4] ;
  output \slv_reg9_reg[4]_0 ;
  output \slv_reg9_reg[3] ;
  output \slv_reg9_reg[3]_0 ;
  output \slv_reg9_reg[2] ;
  output \slv_reg9_reg[2]_0 ;
  output \slv_reg9_reg[1] ;
  output \slv_reg9_reg[1]_0 ;
  output \slv_reg9_reg[0] ;
  output \slv_reg9_reg[0]_0 ;
  output [7:0]\slv_reg9_reg[7]_2 ;
  output mem_reg_0;
  output mem_reg_1;
  output mem_reg_2;
  output mem_reg_3;
  input s00_axi_aclk;
  input [3:0]ADDRARDADDR;
  input [2:0]p_addr_curr1;
  input [3:0]O;
  input \slv_reg1_reg[0] ;
  input [0:0]\slv_reg2_reg[4] ;
  input [0:0]p_addr_next1;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input [7:0]mem_reg_7;
  input [7:0]mem_reg_8;
  input [7:0]DOADO;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input [7:0]s00_axi_wdata;
  input mem_reg_30;
  input axi_wready_reg;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input mem_reg_35;
  input mem_reg_36;
  input mem_reg_37;
  input [15:0]Q;
  input \slv_reg4_reg[1] ;
  input \slv_reg4_reg[2] ;
  input \slv_reg4_reg[4] ;
  input \slv_reg4_reg[5] ;

  wire [3:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire [15:0]Q;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_35;
  wire mem_reg_36;
  wire mem_reg_37;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire [7:0]mem_reg_7;
  wire [7:0]mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[15]_29 ;
  wire [2:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[15]_103 ;
  wire \p_wr_en1[15]_68 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[1] ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[4] ;
  wire \slv_reg4_reg[5] ;
  wire \slv_reg9_reg[0] ;
  wire \slv_reg9_reg[0]_0 ;
  wire \slv_reg9_reg[1] ;
  wire \slv_reg9_reg[1]_0 ;
  wire \slv_reg9_reg[2] ;
  wire \slv_reg9_reg[2]_0 ;
  wire \slv_reg9_reg[3] ;
  wire \slv_reg9_reg[3]_0 ;
  wire \slv_reg9_reg[4] ;
  wire \slv_reg9_reg[4]_0 ;
  wire \slv_reg9_reg[5] ;
  wire \slv_reg9_reg[5]_0 ;
  wire \slv_reg9_reg[6] ;
  wire \slv_reg9_reg[6]_0 ;
  wire [7:0]\slv_reg9_reg[7] ;
  wire \slv_reg9_reg[7]_0 ;
  wire \slv_reg9_reg[7]_1 ;
  wire [7:0]\slv_reg9_reg[7]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[15]_29 [6:5],ADDRARDADDR,\p_addr1[15]_29 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[15]_103 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg9_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[15]_68 ,\p_wr_en1[15]_68 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_10__26
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(\slv_reg4_reg[1] ),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [1]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_11__8
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(mem_reg_2),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [0]));
  LUT4 #(
    .INIT(16'h0080)) 
    mem_reg_i_12__0
       (.I0(O[3]),
        .I1(O[2]),
        .I2(\slv_reg1_reg[0] ),
        .I3(\slv_reg2_reg[4] ),
        .O(\p_wr_en1[15]_68 ));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    mem_reg_i_13__12
       (.I0(Q[3]),
        .I1(Q[11]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(Q[15]),
        .I5(Q[7]),
        .O(mem_reg_3));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    mem_reg_i_14__13
       (.I0(Q[2]),
        .I1(Q[10]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(Q[14]),
        .I5(Q[6]),
        .O(mem_reg_0));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    mem_reg_i_17__1
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(Q[13]),
        .I5(Q[5]),
        .O(mem_reg_1));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_1__10
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(p_addr_curr1[2]),
        .O(\p_addr1[15]_29 [6]));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    mem_reg_i_20__1
       (.I0(Q[0]),
        .I1(Q[8]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(Q[12]),
        .I5(Q[4]),
        .O(mem_reg_2));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__19
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[15]_29 [5]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_3__0
       (.I0(\slv_reg2_reg[4] ),
        .I1(p_addr_curr1[0]),
        .O(\p_addr1[15]_29 [0]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_4__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(mem_reg_3),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [7]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_5__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(mem_reg_0),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [6]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_6__28
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(\slv_reg4_reg[5] ),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [5]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_7__26
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(\slv_reg4_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [4]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_8__7
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(mem_reg_1),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [3]));
  LUT4 #(
    .INIT(16'h4000)) 
    mem_reg_i_9__24
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(\slv_reg4_reg[2] ),
        .I3(O[2]),
        .O(\p_wr_data1[15]_103 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_3 
       (.I0(\slv_reg9_reg[0]_0 ),
        .I1(mem_reg_27),
        .I2(O[3]),
        .I3(mem_reg_28),
        .I4(O[2]),
        .I5(mem_reg_29),
        .O(\slv_reg9_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_8 
       (.I0(\slv_reg9_reg[7] [0]),
        .I1(mem_reg_7[0]),
        .I2(O[1]),
        .I3(mem_reg_8[0]),
        .I4(O[0]),
        .I5(DOADO[0]),
        .O(\slv_reg9_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_3 
       (.I0(\slv_reg9_reg[1]_0 ),
        .I1(mem_reg_24),
        .I2(O[3]),
        .I3(mem_reg_25),
        .I4(O[2]),
        .I5(mem_reg_26),
        .O(\slv_reg9_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_8 
       (.I0(\slv_reg9_reg[7] [1]),
        .I1(mem_reg_7[1]),
        .I2(O[1]),
        .I3(mem_reg_8[1]),
        .I4(O[0]),
        .I5(DOADO[1]),
        .O(\slv_reg9_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_3 
       (.I0(\slv_reg9_reg[2]_0 ),
        .I1(mem_reg_21),
        .I2(O[3]),
        .I3(mem_reg_22),
        .I4(O[2]),
        .I5(mem_reg_23),
        .O(\slv_reg9_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_8 
       (.I0(\slv_reg9_reg[7] [2]),
        .I1(mem_reg_7[2]),
        .I2(O[1]),
        .I3(mem_reg_8[2]),
        .I4(O[0]),
        .I5(DOADO[2]),
        .O(\slv_reg9_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_3 
       (.I0(\slv_reg9_reg[3]_0 ),
        .I1(mem_reg_18),
        .I2(O[3]),
        .I3(mem_reg_19),
        .I4(O[2]),
        .I5(mem_reg_20),
        .O(\slv_reg9_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_8 
       (.I0(\slv_reg9_reg[7] [3]),
        .I1(mem_reg_7[3]),
        .I2(O[1]),
        .I3(mem_reg_8[3]),
        .I4(O[0]),
        .I5(DOADO[3]),
        .O(\slv_reg9_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_3 
       (.I0(\slv_reg9_reg[4]_0 ),
        .I1(mem_reg_15),
        .I2(O[3]),
        .I3(mem_reg_16),
        .I4(O[2]),
        .I5(mem_reg_17),
        .O(\slv_reg9_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_8 
       (.I0(\slv_reg9_reg[7] [4]),
        .I1(mem_reg_7[4]),
        .I2(O[1]),
        .I3(mem_reg_8[4]),
        .I4(O[0]),
        .I5(DOADO[4]),
        .O(\slv_reg9_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_3 
       (.I0(\slv_reg9_reg[5]_0 ),
        .I1(mem_reg_12),
        .I2(O[3]),
        .I3(mem_reg_13),
        .I4(O[2]),
        .I5(mem_reg_14),
        .O(\slv_reg9_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_8 
       (.I0(\slv_reg9_reg[7] [5]),
        .I1(mem_reg_7[5]),
        .I2(O[1]),
        .I3(mem_reg_8[5]),
        .I4(O[0]),
        .I5(DOADO[5]),
        .O(\slv_reg9_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_3 
       (.I0(\slv_reg9_reg[6]_0 ),
        .I1(mem_reg_9),
        .I2(O[3]),
        .I3(mem_reg_10),
        .I4(O[2]),
        .I5(mem_reg_11),
        .O(\slv_reg9_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_8 
       (.I0(\slv_reg9_reg[7] [6]),
        .I1(mem_reg_7[6]),
        .I2(O[1]),
        .I3(mem_reg_8[6]),
        .I4(O[0]),
        .I5(DOADO[6]),
        .O(\slv_reg9_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_4 
       (.I0(\slv_reg9_reg[7]_1 ),
        .I1(mem_reg_4),
        .I2(O[3]),
        .I3(mem_reg_5),
        .I4(O[2]),
        .I5(mem_reg_6),
        .O(\slv_reg9_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_9 
       (.I0(\slv_reg9_reg[7] [7]),
        .I1(mem_reg_7[7]),
        .I2(O[1]),
        .I3(mem_reg_8[7]),
        .I4(O[0]),
        .I5(DOADO[7]),
        .O(\slv_reg9_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg9_reg[0] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_37),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [0]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg9_reg[1] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_36),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg9_reg[2] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_35),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [2]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg9_reg[3] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [3]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg9_reg[4] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [4]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg9_reg[5] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [5]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg9_reg[6] ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [6]));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg9[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg9_reg[7]_0 ),
        .I2(\slv_reg2_reg[4] ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg9_reg[7]_2 [7]));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_6
   (DOADO,
    \slv_reg8_reg[31] ,
    \slv_reg8_reg[30] ,
    \slv_reg8_reg[29] ,
    \slv_reg8_reg[28] ,
    \slv_reg8_reg[27] ,
    \slv_reg8_reg[26] ,
    \slv_reg8_reg[25] ,
    \slv_reg8_reg[24] ,
    \slv_reg8_reg[24]_0 ,
    \slv_reg8_reg[25]_0 ,
    \slv_reg8_reg[26]_0 ,
    \slv_reg8_reg[27]_0 ,
    \slv_reg8_reg[28]_0 ,
    \slv_reg8_reg[29]_0 ,
    \slv_reg8_reg[30]_0 ,
    \slv_reg8_reg[31]_0 ,
    \slv_reg8_reg[31]_1 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    \slv_reg1_reg[0] ,
    \slv_reg2_reg[4] ,
    p_addr_next1,
    \slv_reg2_reg[0] ,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    \slv_reg2_reg[0]_1 ,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    mem_reg_26,
    s00_axi_wdata,
    \slv_reg2_reg[0]_2 ,
    mem_reg_27,
    axi_wready_reg,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    mem_reg_34,
    \slv_reg4_reg[16] ,
    \slv_reg4_reg[17] ,
    \slv_reg4_reg[18] ,
    \slv_reg4_reg[19] ,
    \slv_reg4_reg[20] ,
    \slv_reg4_reg[21] ,
    \slv_reg4_reg[22] ,
    \slv_reg4_reg[23] );
  output [7:0]DOADO;
  output \slv_reg8_reg[31] ;
  output \slv_reg8_reg[30] ;
  output \slv_reg8_reg[29] ;
  output \slv_reg8_reg[28] ;
  output \slv_reg8_reg[27] ;
  output \slv_reg8_reg[26] ;
  output \slv_reg8_reg[25] ;
  output \slv_reg8_reg[24] ;
  output \slv_reg8_reg[24]_0 ;
  output \slv_reg8_reg[25]_0 ;
  output \slv_reg8_reg[26]_0 ;
  output \slv_reg8_reg[27]_0 ;
  output \slv_reg8_reg[28]_0 ;
  output \slv_reg8_reg[29]_0 ;
  output \slv_reg8_reg[30]_0 ;
  output \slv_reg8_reg[31]_0 ;
  output [7:0]\slv_reg8_reg[31]_1 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]mem_reg_1;
  input [7:0]mem_reg_2;
  input \slv_reg1_reg[0] ;
  input [0:0]\slv_reg2_reg[4] ;
  input [0:0]p_addr_next1;
  input \slv_reg2_reg[0] ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input mem_reg_26;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_2 ;
  input mem_reg_27;
  input axi_wready_reg;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input mem_reg_34;
  input \slv_reg4_reg[16] ;
  input \slv_reg4_reg[17] ;
  input \slv_reg4_reg[18] ;
  input \slv_reg4_reg[19] ;
  input \slv_reg4_reg[20] ;
  input \slv_reg4_reg[21] ;
  input \slv_reg4_reg[22] ;
  input \slv_reg4_reg[23] ;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire [7:0]mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_34;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[16]_3 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[16]_100 ;
  wire \p_wr_en1[16]_31 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_2 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg4_reg[16] ;
  wire \slv_reg4_reg[17] ;
  wire \slv_reg4_reg[18] ;
  wire \slv_reg4_reg[19] ;
  wire \slv_reg4_reg[20] ;
  wire \slv_reg4_reg[21] ;
  wire \slv_reg4_reg[22] ;
  wire \slv_reg4_reg[23] ;
  wire \slv_reg8_reg[24] ;
  wire \slv_reg8_reg[24]_0 ;
  wire \slv_reg8_reg[25] ;
  wire \slv_reg8_reg[25]_0 ;
  wire \slv_reg8_reg[26] ;
  wire \slv_reg8_reg[26]_0 ;
  wire \slv_reg8_reg[27] ;
  wire \slv_reg8_reg[27]_0 ;
  wire \slv_reg8_reg[28] ;
  wire \slv_reg8_reg[28]_0 ;
  wire \slv_reg8_reg[29] ;
  wire \slv_reg8_reg[29]_0 ;
  wire \slv_reg8_reg[30] ;
  wire \slv_reg8_reg[30]_0 ;
  wire \slv_reg8_reg[31] ;
  wire \slv_reg8_reg[31]_0 ;
  wire [7:0]\slv_reg8_reg[31]_1 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[16]_3 [6:2],p_addr_curr1[1],\p_addr1[16]_3 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[16]_100 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],DOADO}),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[16]_31 ,\p_wr_en1[16]_31 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_10__4
       (.I0(\slv_reg4_reg[20] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [4]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_11__5
       (.I0(\slv_reg4_reg[19] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [3]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_12__8
       (.I0(\slv_reg4_reg[18] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [2]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_13__8
       (.I0(\slv_reg4_reg[17] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [1]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_14__10
       (.I0(\slv_reg4_reg[16] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [0]));
  LUT6 #(
    .INIT(64'h0000888000020000)) 
    mem_reg_i_15__23
       (.I0(\slv_reg1_reg[0] ),
        .I1(O[2]),
        .I2(O[0]),
        .I3(O[1]),
        .I4(\slv_reg2_reg[4] ),
        .I5(O[3]),
        .O(\p_wr_en1[16]_31 ));
  LUT6 #(
    .INIT(64'hBBBFBBBB88808888)) 
    mem_reg_i_1__6
       (.I0(p_addr_next1),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[0] ),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[16]_3 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__23
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[16]_3 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__11
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[16]_3 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__13
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[16]_3 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__15
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[16]_3 [2]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    mem_reg_i_6__4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[16]_3 [0]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_7__5
       (.I0(\slv_reg4_reg[23] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [7]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_8__4
       (.I0(\slv_reg4_reg[22] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [6]));
  LUT6 #(
    .INIT(64'h2200220022002008)) 
    mem_reg_i_9__4
       (.I0(\slv_reg4_reg[21] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[16]_100 [5]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[24]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[0]),
        .I3(mem_reg_0[0]),
        .I4(mem_reg_1[0]),
        .I5(mem_reg_2[0]),
        .O(\slv_reg8_reg[24] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[25]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[1]),
        .I3(mem_reg_0[1]),
        .I4(mem_reg_1[1]),
        .I5(mem_reg_2[1]),
        .O(\slv_reg8_reg[25] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[26]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[2]),
        .I3(mem_reg_0[2]),
        .I4(mem_reg_1[2]),
        .I5(mem_reg_2[2]),
        .O(\slv_reg8_reg[26] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[27]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[3]),
        .I3(mem_reg_0[3]),
        .I4(mem_reg_1[3]),
        .I5(mem_reg_2[3]),
        .O(\slv_reg8_reg[27] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[28]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[4]),
        .I3(mem_reg_0[4]),
        .I4(mem_reg_1[4]),
        .I5(mem_reg_2[4]),
        .O(\slv_reg8_reg[28] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[29]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[5]),
        .I3(mem_reg_0[5]),
        .I4(mem_reg_1[5]),
        .I5(mem_reg_2[5]),
        .O(\slv_reg8_reg[29] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[30]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[6]),
        .I3(mem_reg_0[6]),
        .I4(mem_reg_1[6]),
        .I5(mem_reg_2[6]),
        .O(\slv_reg8_reg[30] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[31]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(DOADO[7]),
        .I3(mem_reg_0[7]),
        .I4(mem_reg_1[7]),
        .I5(mem_reg_2[7]),
        .O(\slv_reg8_reg[31] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[24]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg8_reg[24]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[24]_i_2 
       (.I0(\slv_reg8_reg[24] ),
        .I1(mem_reg_3),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_4),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_5),
        .O(\slv_reg8_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[25]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg8_reg[25]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[25]_i_2 
       (.I0(\slv_reg8_reg[25] ),
        .I1(mem_reg_6),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_7),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_8),
        .O(\slv_reg8_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[26]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg8_reg[26]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[26]_i_2 
       (.I0(\slv_reg8_reg[26] ),
        .I1(mem_reg_9),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_10),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_11),
        .O(\slv_reg8_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[27]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg8_reg[27]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[27]_i_2 
       (.I0(\slv_reg8_reg[27] ),
        .I1(mem_reg_12),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_13),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_14),
        .O(\slv_reg8_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[28]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg8_reg[28]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[28]_i_2 
       (.I0(\slv_reg8_reg[28] ),
        .I1(mem_reg_15),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_16),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_17),
        .O(\slv_reg8_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[29]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg8_reg[29]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[29]_i_2 
       (.I0(\slv_reg8_reg[29] ),
        .I1(mem_reg_18),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_19),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_20),
        .O(\slv_reg8_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[30]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg8_reg[30]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[30]_i_2 
       (.I0(\slv_reg8_reg[30] ),
        .I1(mem_reg_21),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_22),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_23),
        .O(\slv_reg8_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[31]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg8_reg[31]_0 ),
        .I2(\slv_reg2_reg[0]_2 ),
        .I3(mem_reg_34),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[31]_i_3 
       (.I0(\slv_reg8_reg[31] ),
        .I1(mem_reg_24),
        .I2(\slv_reg2_reg[0]_0 ),
        .I3(mem_reg_25),
        .I4(\slv_reg2_reg[0]_1 ),
        .I5(mem_reg_26),
        .O(\slv_reg8_reg[31]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_7
   (\slv_reg8_reg[7] ,
    \slv_reg8_reg[16] ,
    \slv_reg8_reg[16]_0 ,
    \slv_reg8_reg[17] ,
    \slv_reg8_reg[17]_0 ,
    \slv_reg8_reg[18] ,
    \slv_reg8_reg[18]_0 ,
    \slv_reg8_reg[19] ,
    \slv_reg8_reg[19]_0 ,
    \slv_reg8_reg[20] ,
    \slv_reg8_reg[20]_0 ,
    \slv_reg8_reg[21] ,
    \slv_reg8_reg[21]_0 ,
    \slv_reg8_reg[22] ,
    \slv_reg8_reg[22]_0 ,
    \slv_reg8_reg[23] ,
    \slv_reg8_reg[23]_0 ,
    s00_axi_aclk,
    p_addr_curr1,
    O,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    DOADO,
    mem_reg_8,
    mem_reg_9,
    Q);
  output [7:0]\slv_reg8_reg[7] ;
  output \slv_reg8_reg[16] ;
  output \slv_reg8_reg[16]_0 ;
  output \slv_reg8_reg[17] ;
  output \slv_reg8_reg[17]_0 ;
  output \slv_reg8_reg[18] ;
  output \slv_reg8_reg[18]_0 ;
  output \slv_reg8_reg[19] ;
  output \slv_reg8_reg[19]_0 ;
  output \slv_reg8_reg[20] ;
  output \slv_reg8_reg[20]_0 ;
  output \slv_reg8_reg[21] ;
  output \slv_reg8_reg[21]_0 ;
  output \slv_reg8_reg[22] ;
  output \slv_reg8_reg[22]_0 ;
  output \slv_reg8_reg[23] ;
  output \slv_reg8_reg[23]_0 ;
  input s00_axi_aclk;
  input [6:0]p_addr_curr1;
  input [3:0]O;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input [7:0]DOADO;
  input [7:0]mem_reg_8;
  input [7:0]mem_reg_9;
  input [31:0]Q;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire [31:0]Q;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_2;
  wire mem_reg_3;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire [7:0]mem_reg_8;
  wire [7:0]mem_reg_9;
  wire mem_reg_i_16__9_n_0;
  wire mem_reg_i_17__14_n_0;
  wire mem_reg_i_18__3_n_0;
  wire mem_reg_i_19__2_n_0;
  wire mem_reg_i_20__4_n_0;
  wire mem_reg_i_21__3_n_0;
  wire mem_reg_i_22__3_n_0;
  wire mem_reg_i_23__3_n_0;
  wire mem_reg_i_24__2_n_0;
  wire mem_reg_i_25__2_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[17]_2 ;
  wire [6:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[17]_108 ;
  wire \p_wr_en1[17]_76 ;
  wire s00_axi_aclk;
  wire \slv_reg1_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire \slv_reg8_reg[16] ;
  wire \slv_reg8_reg[16]_0 ;
  wire \slv_reg8_reg[17] ;
  wire \slv_reg8_reg[17]_0 ;
  wire \slv_reg8_reg[18] ;
  wire \slv_reg8_reg[18]_0 ;
  wire \slv_reg8_reg[19] ;
  wire \slv_reg8_reg[19]_0 ;
  wire \slv_reg8_reg[20] ;
  wire \slv_reg8_reg[20]_0 ;
  wire \slv_reg8_reg[21] ;
  wire \slv_reg8_reg[21]_0 ;
  wire \slv_reg8_reg[22] ;
  wire \slv_reg8_reg[22]_0 ;
  wire \slv_reg8_reg[23] ;
  wire \slv_reg8_reg[23]_0 ;
  wire [7:0]\slv_reg8_reg[7] ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[17]_2 [6:2],p_addr_curr1[1],\p_addr1[17]_2 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[17]_108 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg8_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[17]_76 ,\p_wr_en1[17]_76 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_10__12
       (.I0(Q[4]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[20]),
        .I5(mem_reg_i_21__3_n_0),
        .O(\p_wr_data1[17]_108 [4]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_11__12
       (.I0(Q[3]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[19]),
        .I5(mem_reg_i_22__3_n_0),
        .O(\p_wr_data1[17]_108 [3]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_12__14
       (.I0(Q[2]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[18]),
        .I5(mem_reg_i_23__3_n_0),
        .O(\p_wr_data1[17]_108 [2]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_13__15
       (.I0(Q[1]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[17]),
        .I5(mem_reg_i_24__2_n_0),
        .O(\p_wr_data1[17]_108 [1]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_14__17
       (.I0(Q[0]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[16]),
        .I5(mem_reg_i_25__2_n_0),
        .O(\p_wr_data1[17]_108 [0]));
  LUT5 #(
    .INIT(32'h40020000)) 
    mem_reg_i_15__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[2]),
        .I2(O[1]),
        .I3(O[3]),
        .I4(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[17]_76 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    mem_reg_i_16__9
       (.I0(O[3]),
        .I1(O[2]),
        .I2(O[1]),
        .O(mem_reg_i_16__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    mem_reg_i_17__14
       (.I0(O[2]),
        .I1(O[1]),
        .I2(O[3]),
        .O(mem_reg_i_17__14_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_18__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[31]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[15]),
        .O(mem_reg_i_18__3_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_19__2
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[30]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[14]),
        .O(mem_reg_i_19__2_n_0));
  LUT6 #(
    .INIT(64'hAAABFFFFAAA80000)) 
    mem_reg_i_1__5
       (.I0(p_addr_next1),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[6]),
        .O(\p_addr1[17]_2 [6]));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_20__4
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[29]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[13]),
        .O(mem_reg_i_20__4_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_21__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[28]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[12]),
        .O(mem_reg_i_21__3_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_22__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[27]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[11]),
        .O(mem_reg_i_22__3_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_23__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[26]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[10]),
        .O(mem_reg_i_23__3_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_24__2
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[25]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[9]),
        .O(mem_reg_i_24__2_n_0));
  LUT6 #(
    .INIT(64'hBBAB5555BBAB7757)) 
    mem_reg_i_25__2
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(Q[24]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(mem_reg_i_16__9_n_0),
        .I5(Q[8]),
        .O(mem_reg_i_25__2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__24
       (.I0(p_addr_curr1[5]),
        .O(\p_addr1[17]_2 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__10
       (.I0(p_addr_curr1[4]),
        .O(\p_addr1[17]_2 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__12
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[17]_2 [3]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_5__14
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[17]_2 [2]));
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    mem_reg_i_6__17
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(O[1]),
        .I4(p_addr_curr1[0]),
        .O(\p_addr1[17]_2 [0]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_7__13
       (.I0(Q[7]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[23]),
        .I5(mem_reg_i_18__3_n_0),
        .O(\p_wr_data1[17]_108 [7]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_8__11
       (.I0(Q[6]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[22]),
        .I5(mem_reg_i_19__2_n_0),
        .O(\p_wr_data1[17]_108 [6]));
  LUT6 #(
    .INIT(64'h000000002FFF2F2F)) 
    mem_reg_i_9__10
       (.I0(Q[5]),
        .I1(mem_reg_i_16__9_n_0),
        .I2(O[0]),
        .I3(mem_reg_i_17__14_n_0),
        .I4(Q[21]),
        .I5(mem_reg_i_20__4_n_0),
        .O(\p_wr_data1[17]_108 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[16]_i_11 
       (.I0(\slv_reg8_reg[7] [0]),
        .I1(DOADO[0]),
        .I2(O[1]),
        .I3(mem_reg_8[0]),
        .I4(O[0]),
        .I5(mem_reg_9[0]),
        .O(\slv_reg8_reg[16]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[17]_i_11 
       (.I0(\slv_reg8_reg[7] [1]),
        .I1(DOADO[1]),
        .I2(O[1]),
        .I3(mem_reg_8[1]),
        .I4(O[0]),
        .I5(mem_reg_9[1]),
        .O(\slv_reg8_reg[17]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[18]_i_11 
       (.I0(\slv_reg8_reg[7] [2]),
        .I1(DOADO[2]),
        .I2(O[1]),
        .I3(mem_reg_8[2]),
        .I4(O[0]),
        .I5(mem_reg_9[2]),
        .O(\slv_reg8_reg[18]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[19]_i_11 
       (.I0(\slv_reg8_reg[7] [3]),
        .I1(DOADO[3]),
        .I2(O[1]),
        .I3(mem_reg_8[3]),
        .I4(O[0]),
        .I5(mem_reg_9[3]),
        .O(\slv_reg8_reg[19]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[20]_i_11 
       (.I0(\slv_reg8_reg[7] [4]),
        .I1(DOADO[4]),
        .I2(O[1]),
        .I3(mem_reg_8[4]),
        .I4(O[0]),
        .I5(mem_reg_9[4]),
        .O(\slv_reg8_reg[20]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[21]_i_11 
       (.I0(\slv_reg8_reg[7] [5]),
        .I1(DOADO[5]),
        .I2(O[1]),
        .I3(mem_reg_8[5]),
        .I4(O[0]),
        .I5(mem_reg_9[5]),
        .O(\slv_reg8_reg[21]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[22]_i_11 
       (.I0(\slv_reg8_reg[7] [6]),
        .I1(DOADO[6]),
        .I2(O[1]),
        .I3(mem_reg_8[6]),
        .I4(O[0]),
        .I5(mem_reg_9[6]),
        .O(\slv_reg8_reg[22]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[23]_i_13 
       (.I0(\slv_reg8_reg[7] [7]),
        .I1(DOADO[7]),
        .I2(O[1]),
        .I3(mem_reg_8[7]),
        .I4(O[0]),
        .I5(mem_reg_9[7]),
        .O(\slv_reg8_reg[23]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[16]_i_4 
       (.I0(\slv_reg8_reg[16]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_0),
        .O(\slv_reg8_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[17]_i_4 
       (.I0(\slv_reg8_reg[17]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_1),
        .O(\slv_reg8_reg[17] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[18]_i_4 
       (.I0(\slv_reg8_reg[18]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_2),
        .O(\slv_reg8_reg[18] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[19]_i_4 
       (.I0(\slv_reg8_reg[19]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_3),
        .O(\slv_reg8_reg[19] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[20]_i_4 
       (.I0(\slv_reg8_reg[20]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_4),
        .O(\slv_reg8_reg[20] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[21]_i_4 
       (.I0(\slv_reg8_reg[21]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_5),
        .O(\slv_reg8_reg[21] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[22]_i_4 
       (.I0(\slv_reg8_reg[22]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_6),
        .O(\slv_reg8_reg[22] ));
  LUT4 #(
    .INIT(16'hEB28)) 
    \slv_reg6[23]_i_6 
       (.I0(\slv_reg8_reg[23]_0 ),
        .I1(O[1]),
        .I2(O[2]),
        .I3(mem_reg_7),
        .O(\slv_reg8_reg[23] ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_8
   (\slv_reg8_reg[15] ,
    ADDRARDADDR,
    \slv_reg8_reg[15]_0 ,
    \slv_reg8_reg[14] ,
    \slv_reg8_reg[13] ,
    \slv_reg8_reg[12] ,
    \slv_reg8_reg[11] ,
    \slv_reg8_reg[10] ,
    \slv_reg8_reg[9] ,
    \slv_reg8_reg[8] ,
    \slv_reg8_reg[8]_0 ,
    \slv_reg8_reg[9]_0 ,
    \slv_reg8_reg[10]_0 ,
    \slv_reg8_reg[11]_0 ,
    \slv_reg8_reg[12]_0 ,
    \slv_reg8_reg[13]_0 ,
    \slv_reg8_reg[14]_0 ,
    \slv_reg8_reg[15]_1 ,
    \slv_reg8_reg[15]_2 ,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    O,
    mem_reg_0,
    DOADO,
    mem_reg_1,
    p_addr_curr1,
    p_addr_next1,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_2,
    \slv_reg2_reg[0] ,
    mem_reg_3,
    \slv_reg2_reg[0]_0 ,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    s00_axi_wdata,
    \slv_reg2_reg[0]_1 ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    \slv_reg4_reg[8] ,
    \slv_reg4_reg[9] ,
    \slv_reg4_reg[10] ,
    \slv_reg4_reg[11] ,
    \slv_reg4_reg[12] ,
    \slv_reg4_reg[14] ,
    \slv_reg4_reg[15] ,
    \slv_reg4_reg[13] );
  output [7:0]\slv_reg8_reg[15] ;
  output [0:0]ADDRARDADDR;
  output \slv_reg8_reg[15]_0 ;
  output \slv_reg8_reg[14] ;
  output \slv_reg8_reg[13] ;
  output \slv_reg8_reg[12] ;
  output \slv_reg8_reg[11] ;
  output \slv_reg8_reg[10] ;
  output \slv_reg8_reg[9] ;
  output \slv_reg8_reg[8] ;
  output \slv_reg8_reg[8]_0 ;
  output \slv_reg8_reg[9]_0 ;
  output \slv_reg8_reg[10]_0 ;
  output \slv_reg8_reg[11]_0 ;
  output \slv_reg8_reg[12]_0 ;
  output \slv_reg8_reg[13]_0 ;
  output \slv_reg8_reg[14]_0 ;
  output \slv_reg8_reg[15]_1 ;
  output [7:0]\slv_reg8_reg[15]_2 ;
  input s00_axi_aclk;
  input [2:0]\slv_reg3_reg[0] ;
  input [3:0]O;
  input [7:0]mem_reg_0;
  input [7:0]DOADO;
  input [7:0]mem_reg_1;
  input [3:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_2;
  input \slv_reg2_reg[0] ;
  input mem_reg_3;
  input \slv_reg2_reg[0]_0 ;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input mem_reg_24;
  input mem_reg_25;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_1 ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input \slv_reg4_reg[8] ;
  input \slv_reg4_reg[9] ;
  input \slv_reg4_reg[10] ;
  input \slv_reg4_reg[11] ;
  input \slv_reg4_reg[12] ;
  input \slv_reg4_reg[14] ;
  input \slv_reg4_reg[15] ;
  input \slv_reg4_reg[13] ;

  wire [0:0]ADDRARDADDR;
  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire [7:0]mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire mem_reg_24;
  wire mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_i_13__27_n_0;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[18]_30 ;
  wire [3:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[18]_115 ;
  wire \p_wr_en1[18]_88 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire [2:0]\slv_reg3_reg[0] ;
  wire \slv_reg4_reg[10] ;
  wire \slv_reg4_reg[11] ;
  wire \slv_reg4_reg[12] ;
  wire \slv_reg4_reg[13] ;
  wire \slv_reg4_reg[14] ;
  wire \slv_reg4_reg[15] ;
  wire \slv_reg4_reg[8] ;
  wire \slv_reg4_reg[9] ;
  wire \slv_reg8_reg[10] ;
  wire \slv_reg8_reg[10]_0 ;
  wire \slv_reg8_reg[11] ;
  wire \slv_reg8_reg[11]_0 ;
  wire \slv_reg8_reg[12] ;
  wire \slv_reg8_reg[12]_0 ;
  wire \slv_reg8_reg[13] ;
  wire \slv_reg8_reg[13]_0 ;
  wire \slv_reg8_reg[14] ;
  wire \slv_reg8_reg[14]_0 ;
  wire [7:0]\slv_reg8_reg[15] ;
  wire \slv_reg8_reg[15]_0 ;
  wire \slv_reg8_reg[15]_1 ;
  wire [7:0]\slv_reg8_reg[15]_2 ;
  wire \slv_reg8_reg[8] ;
  wire \slv_reg8_reg[8]_0 ;
  wire \slv_reg8_reg[9] ;
  wire \slv_reg8_reg[9]_0 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[18]_30 [6:5],ADDRARDADDR,\slv_reg3_reg[0] ,\p_addr1[18]_30 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[18]_115 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg8_reg[15] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[18]_88 ,\p_wr_en1[18]_88 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_10__18
       (.I0(\slv_reg4_reg[9] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [1]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_11__18
       (.I0(\slv_reg4_reg[8] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [0]));
  LUT6 #(
    .INIT(64'h4000002A00000000)) 
    mem_reg_i_12__2
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[0]),
        .I2(O[1]),
        .I3(O[2]),
        .I4(O[3]),
        .I5(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[18]_88 ));
  LUT5 #(
    .INIT(32'hAAA8A8A8)) 
    mem_reg_i_13__27
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[1]),
        .I4(O[0]),
        .O(mem_reg_i_13__27_n_0));
  LUT3 #(
    .INIT(8'hB8)) 
    mem_reg_i_1__8
       (.I0(p_addr_next1),
        .I1(mem_reg_i_13__27_n_0),
        .I2(p_addr_curr1[3]),
        .O(\p_addr1[18]_30 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__21
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[18]_30 [5]));
  LUT6 #(
    .INIT(64'h0007FFFFFFF80000)) 
    mem_reg_i_3__1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[3]),
        .I3(O[2]),
        .I4(\slv_reg2_reg[4] ),
        .I5(p_addr_curr1[0]),
        .O(\p_addr1[18]_30 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__2
       (.I0(p_addr_curr1[1]),
        .O(ADDRARDADDR));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_4__5
       (.I0(\slv_reg4_reg[15] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [7]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_5__6
       (.I0(\slv_reg4_reg[14] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [6]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_6__24
       (.I0(\slv_reg4_reg[13] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [5]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_7__18
       (.I0(\slv_reg4_reg[12] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [4]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_8__17
       (.I0(\slv_reg4_reg[11] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [3]));
  LUT6 #(
    .INIT(64'h2200200820082008)) 
    mem_reg_i_9__16
       (.I0(\slv_reg4_reg[10] ),
        .I1(\slv_reg2_reg[4] ),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[1]),
        .I5(O[0]),
        .O(\p_wr_data1[18]_115 [2]));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[10]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [2]),
        .I3(mem_reg_0[2]),
        .I4(DOADO[2]),
        .I5(mem_reg_1[2]),
        .O(\slv_reg8_reg[10] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[11]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [3]),
        .I3(mem_reg_0[3]),
        .I4(DOADO[3]),
        .I5(mem_reg_1[3]),
        .O(\slv_reg8_reg[11] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[12]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [4]),
        .I3(mem_reg_0[4]),
        .I4(DOADO[4]),
        .I5(mem_reg_1[4]),
        .O(\slv_reg8_reg[12] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[13]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [5]),
        .I3(mem_reg_0[5]),
        .I4(DOADO[5]),
        .I5(mem_reg_1[5]),
        .O(\slv_reg8_reg[13] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[14]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [6]),
        .I3(mem_reg_0[6]),
        .I4(DOADO[6]),
        .I5(mem_reg_1[6]),
        .O(\slv_reg8_reg[14] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[15]_i_11 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [7]),
        .I3(mem_reg_0[7]),
        .I4(DOADO[7]),
        .I5(mem_reg_1[7]),
        .O(\slv_reg8_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[8]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [0]),
        .I3(mem_reg_0[0]),
        .I4(DOADO[0]),
        .I5(mem_reg_1[0]),
        .O(\slv_reg8_reg[8] ));
  LUT6 #(
    .INIT(64'hFDB97531ECA86420)) 
    \slv_reg5[9]_i_7 
       (.I0(O[0]),
        .I1(O[1]),
        .I2(\slv_reg8_reg[15] [1]),
        .I3(mem_reg_0[1]),
        .I4(DOADO[1]),
        .I5(mem_reg_1[1]),
        .O(\slv_reg8_reg[9] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[10]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg8_reg[10]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[10]_i_2 
       (.I0(\slv_reg8_reg[10] ),
        .I1(mem_reg_8),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_9),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_10),
        .O(\slv_reg8_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[11]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg8_reg[11]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[11]_i_2 
       (.I0(\slv_reg8_reg[11] ),
        .I1(mem_reg_11),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_12),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_13),
        .O(\slv_reg8_reg[11]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[12]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg8_reg[12]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[12]_i_2 
       (.I0(\slv_reg8_reg[12] ),
        .I1(mem_reg_14),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_15),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_16),
        .O(\slv_reg8_reg[12]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[13]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg8_reg[13]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[13]_i_2 
       (.I0(\slv_reg8_reg[13] ),
        .I1(mem_reg_17),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_18),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_19),
        .O(\slv_reg8_reg[13]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[14]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg8_reg[14]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[14]_i_2 
       (.I0(\slv_reg8_reg[14] ),
        .I1(mem_reg_20),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_21),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_22),
        .O(\slv_reg8_reg[14]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[15]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg8_reg[15]_1 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[15]_i_3 
       (.I0(\slv_reg8_reg[15]_0 ),
        .I1(mem_reg_23),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_24),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_25),
        .O(\slv_reg8_reg[15]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[8]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg8_reg[8]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[8]_i_2 
       (.I0(\slv_reg8_reg[8] ),
        .I1(mem_reg_2),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_3),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_4),
        .O(\slv_reg8_reg[8]_0 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[9]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg8_reg[9]_0 ),
        .I2(\slv_reg2_reg[0]_1 ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[15]_2 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg8[9]_i_2 
       (.I0(\slv_reg8_reg[9] ),
        .I1(mem_reg_5),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_6),
        .I4(\slv_reg2_reg[0]_0 ),
        .I5(mem_reg_7),
        .O(\slv_reg8_reg[9]_0 ));
endmodule

(* ORIG_REF_NAME = "p_ram_t" *) 
module design_1_data_provider_0_0_p_ram_t_9
   (\slv_reg8_reg[7] ,
    \slv_reg8_reg[0] ,
    \slv_reg8_reg[0]_0 ,
    \slv_reg8_reg[1] ,
    \slv_reg8_reg[1]_0 ,
    \slv_reg8_reg[2] ,
    \slv_reg8_reg[2]_0 ,
    \slv_reg8_reg[3] ,
    \slv_reg8_reg[3]_0 ,
    \slv_reg8_reg[4] ,
    \slv_reg8_reg[4]_0 ,
    \slv_reg8_reg[5] ,
    \slv_reg8_reg[5]_0 ,
    \slv_reg8_reg[6] ,
    \slv_reg8_reg[6]_0 ,
    \slv_reg8_reg[7]_0 ,
    \slv_reg8_reg[7]_1 ,
    \slv_reg8_reg[7]_2 ,
    s00_axi_aclk,
    \slv_reg3_reg[0] ,
    p_addr_curr1,
    p_addr_next1,
    O,
    \slv_reg2_reg[4] ,
    \slv_reg1_reg[0] ,
    mem_reg_0,
    mem_reg_1,
    mem_reg_2,
    mem_reg_3,
    mem_reg_4,
    mem_reg_5,
    mem_reg_6,
    mem_reg_7,
    mem_reg_8,
    mem_reg_9,
    mem_reg_10,
    mem_reg_11,
    mem_reg_12,
    mem_reg_13,
    mem_reg_14,
    mem_reg_15,
    mem_reg_16,
    mem_reg_17,
    mem_reg_18,
    mem_reg_19,
    mem_reg_20,
    mem_reg_21,
    mem_reg_22,
    mem_reg_23,
    mem_reg_24,
    mem_reg_25,
    DOADO,
    s00_axi_wdata,
    \slv_reg2_reg[0] ,
    mem_reg_26,
    axi_wready_reg,
    mem_reg_27,
    mem_reg_28,
    mem_reg_29,
    mem_reg_30,
    mem_reg_31,
    mem_reg_32,
    mem_reg_33,
    \slv_reg4_reg[6] ,
    \slv_reg4_reg[3] ,
    \slv_reg4_reg[0] ,
    \slv_reg4_reg[7] ,
    \slv_reg4_reg[5] ,
    \slv_reg4_reg[4] ,
    \slv_reg4_reg[2] ,
    \slv_reg4_reg[1] );
  output [7:0]\slv_reg8_reg[7] ;
  output \slv_reg8_reg[0] ;
  output \slv_reg8_reg[0]_0 ;
  output \slv_reg8_reg[1] ;
  output \slv_reg8_reg[1]_0 ;
  output \slv_reg8_reg[2] ;
  output \slv_reg8_reg[2]_0 ;
  output \slv_reg8_reg[3] ;
  output \slv_reg8_reg[3]_0 ;
  output \slv_reg8_reg[4] ;
  output \slv_reg8_reg[4]_0 ;
  output \slv_reg8_reg[5] ;
  output \slv_reg8_reg[5]_0 ;
  output \slv_reg8_reg[6] ;
  output \slv_reg8_reg[6]_0 ;
  output \slv_reg8_reg[7]_0 ;
  output \slv_reg8_reg[7]_1 ;
  output [7:0]\slv_reg8_reg[7]_2 ;
  input s00_axi_aclk;
  input [1:0]\slv_reg3_reg[0] ;
  input [4:0]p_addr_curr1;
  input [0:0]p_addr_next1;
  input [3:0]O;
  input [0:0]\slv_reg2_reg[4] ;
  input \slv_reg1_reg[0] ;
  input mem_reg_0;
  input mem_reg_1;
  input mem_reg_2;
  input mem_reg_3;
  input mem_reg_4;
  input mem_reg_5;
  input mem_reg_6;
  input mem_reg_7;
  input mem_reg_8;
  input mem_reg_9;
  input mem_reg_10;
  input mem_reg_11;
  input mem_reg_12;
  input mem_reg_13;
  input mem_reg_14;
  input mem_reg_15;
  input mem_reg_16;
  input mem_reg_17;
  input mem_reg_18;
  input mem_reg_19;
  input mem_reg_20;
  input mem_reg_21;
  input mem_reg_22;
  input mem_reg_23;
  input [7:0]mem_reg_24;
  input [7:0]mem_reg_25;
  input [7:0]DOADO;
  input [7:0]s00_axi_wdata;
  input \slv_reg2_reg[0] ;
  input mem_reg_26;
  input axi_wready_reg;
  input mem_reg_27;
  input mem_reg_28;
  input mem_reg_29;
  input mem_reg_30;
  input mem_reg_31;
  input mem_reg_32;
  input mem_reg_33;
  input \slv_reg4_reg[6] ;
  input \slv_reg4_reg[3] ;
  input \slv_reg4_reg[0] ;
  input \slv_reg4_reg[7] ;
  input \slv_reg4_reg[5] ;
  input \slv_reg4_reg[4] ;
  input \slv_reg4_reg[2] ;
  input \slv_reg4_reg[1] ;

  wire [7:0]DOADO;
  wire [3:0]O;
  wire axi_wready_reg;
  wire mem_reg_0;
  wire mem_reg_1;
  wire mem_reg_10;
  wire mem_reg_11;
  wire mem_reg_12;
  wire mem_reg_13;
  wire mem_reg_14;
  wire mem_reg_15;
  wire mem_reg_16;
  wire mem_reg_17;
  wire mem_reg_18;
  wire mem_reg_19;
  wire mem_reg_2;
  wire mem_reg_20;
  wire mem_reg_21;
  wire mem_reg_22;
  wire mem_reg_23;
  wire [7:0]mem_reg_24;
  wire [7:0]mem_reg_25;
  wire mem_reg_26;
  wire mem_reg_27;
  wire mem_reg_28;
  wire mem_reg_29;
  wire mem_reg_3;
  wire mem_reg_30;
  wire mem_reg_31;
  wire mem_reg_32;
  wire mem_reg_33;
  wire mem_reg_4;
  wire mem_reg_5;
  wire mem_reg_6;
  wire mem_reg_7;
  wire mem_reg_8;
  wire mem_reg_9;
  wire mem_reg_n_24;
  wire mem_reg_n_25;
  wire mem_reg_n_26;
  wire mem_reg_n_27;
  wire mem_reg_n_28;
  wire mem_reg_n_29;
  wire mem_reg_n_30;
  wire mem_reg_n_31;
  wire [6:0]\p_addr1[19]_22 ;
  wire [4:0]p_addr_curr1;
  wire [0:0]p_addr_next1;
  wire [7:0]\p_wr_data1[19]_102 ;
  wire \p_wr_en1[19]_92 ;
  wire s00_axi_aclk;
  wire [7:0]s00_axi_wdata;
  wire \slv_reg1_reg[0] ;
  wire \slv_reg2_reg[0] ;
  wire [0:0]\slv_reg2_reg[4] ;
  wire [1:0]\slv_reg3_reg[0] ;
  wire \slv_reg4_reg[0] ;
  wire \slv_reg4_reg[1] ;
  wire \slv_reg4_reg[2] ;
  wire \slv_reg4_reg[3] ;
  wire \slv_reg4_reg[4] ;
  wire \slv_reg4_reg[5] ;
  wire \slv_reg4_reg[6] ;
  wire \slv_reg4_reg[7] ;
  wire \slv_reg8_reg[0] ;
  wire \slv_reg8_reg[0]_0 ;
  wire \slv_reg8_reg[1] ;
  wire \slv_reg8_reg[1]_0 ;
  wire \slv_reg8_reg[2] ;
  wire \slv_reg8_reg[2]_0 ;
  wire \slv_reg8_reg[3] ;
  wire \slv_reg8_reg[3]_0 ;
  wire \slv_reg8_reg[4] ;
  wire \slv_reg8_reg[4]_0 ;
  wire \slv_reg8_reg[5] ;
  wire \slv_reg8_reg[5]_0 ;
  wire \slv_reg8_reg[6] ;
  wire \slv_reg8_reg[6]_0 ;
  wire [7:0]\slv_reg8_reg[7] ;
  wire \slv_reg8_reg[7]_0 ;
  wire \slv_reg8_reg[7]_1 ;
  wire [7:0]\slv_reg8_reg[7]_2 ;
  wire [15:8]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,\p_addr1[19]_22 [6:3],\slv_reg3_reg[0] ,\p_addr1[19]_22 [0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(s00_axi_aclk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_wr_data1[19]_102 }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({NLW_mem_reg_DOADO_UNCONNECTED[15:8],\slv_reg8_reg[7] }),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:8],mem_reg_n_24,mem_reg_n_25,mem_reg_n_26,mem_reg_n_27,mem_reg_n_28,mem_reg_n_29,mem_reg_n_30,mem_reg_n_31}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\p_wr_en1[19]_92 ,\p_wr_en1[19]_92 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_10__7
       (.I0(\slv_reg4_reg[3] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [3]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_11__26
       (.I0(\slv_reg4_reg[2] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [2]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_12__26
       (.I0(\slv_reg4_reg[1] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [1]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_13__11
       (.I0(\slv_reg4_reg[0] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [0]));
  LUT4 #(
    .INIT(16'h0200)) 
    mem_reg_i_14__3
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[3]),
        .I2(O[2]),
        .I3(\slv_reg1_reg[0] ),
        .O(\p_wr_en1[19]_92 ));
  LUT5 #(
    .INIT(32'hABFFA800)) 
    mem_reg_i_1__9
       (.I0(p_addr_next1),
        .I1(O[3]),
        .I2(O[2]),
        .I3(\slv_reg2_reg[4] ),
        .I4(p_addr_curr1[4]),
        .O(\p_addr1[19]_22 [6]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_2__20
       (.I0(p_addr_curr1[3]),
        .O(\p_addr1[19]_22 [5]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_3__13
       (.I0(p_addr_curr1[2]),
        .O(\p_addr1[19]_22 [4]));
  LUT1 #(
    .INIT(2'h2)) 
    mem_reg_i_4__15
       (.I0(p_addr_curr1[1]),
        .O(\p_addr1[19]_22 [3]));
  LUT4 #(
    .INIT(16'h57A8)) 
    mem_reg_i_5__1
       (.I0(\slv_reg2_reg[4] ),
        .I1(O[2]),
        .I2(O[3]),
        .I3(p_addr_curr1[0]),
        .O(\p_addr1[19]_22 [0]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_6__19
       (.I0(\slv_reg4_reg[7] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [7]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_7__7
       (.I0(\slv_reg4_reg[6] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [6]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_8__25
       (.I0(\slv_reg4_reg[5] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [5]));
  LUT4 #(
    .INIT(16'h0020)) 
    mem_reg_i_9__25
       (.I0(\slv_reg4_reg[4] ),
        .I1(O[3]),
        .I2(\slv_reg2_reg[4] ),
        .I3(O[2]),
        .O(\p_wr_data1[19]_102 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[0]_i_7 
       (.I0(\slv_reg8_reg[7] [0]),
        .I1(mem_reg_24[0]),
        .I2(O[1]),
        .I3(mem_reg_25[0]),
        .I4(O[0]),
        .I5(DOADO[0]),
        .O(\slv_reg8_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[1]_i_7 
       (.I0(\slv_reg8_reg[7] [1]),
        .I1(mem_reg_24[1]),
        .I2(O[1]),
        .I3(mem_reg_25[1]),
        .I4(O[0]),
        .I5(DOADO[1]),
        .O(\slv_reg8_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[2]_i_7 
       (.I0(\slv_reg8_reg[7] [2]),
        .I1(mem_reg_24[2]),
        .I2(O[1]),
        .I3(mem_reg_25[2]),
        .I4(O[0]),
        .I5(DOADO[2]),
        .O(\slv_reg8_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[3]_i_7 
       (.I0(\slv_reg8_reg[7] [3]),
        .I1(mem_reg_24[3]),
        .I2(O[1]),
        .I3(mem_reg_25[3]),
        .I4(O[0]),
        .I5(DOADO[3]),
        .O(\slv_reg8_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[4]_i_7 
       (.I0(\slv_reg8_reg[7] [4]),
        .I1(mem_reg_24[4]),
        .I2(O[1]),
        .I3(mem_reg_25[4]),
        .I4(O[0]),
        .I5(DOADO[4]),
        .O(\slv_reg8_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[5]_i_7 
       (.I0(\slv_reg8_reg[7] [5]),
        .I1(mem_reg_24[5]),
        .I2(O[1]),
        .I3(mem_reg_25[5]),
        .I4(O[0]),
        .I5(DOADO[5]),
        .O(\slv_reg8_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[6]_i_7 
       (.I0(\slv_reg8_reg[7] [6]),
        .I1(mem_reg_24[6]),
        .I2(O[1]),
        .I3(mem_reg_25[6]),
        .I4(O[0]),
        .I5(DOADO[6]),
        .O(\slv_reg8_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \slv_reg5[7]_i_8 
       (.I0(\slv_reg8_reg[7] [7]),
        .I1(mem_reg_24[7]),
        .I2(O[1]),
        .I3(mem_reg_25[7]),
        .I4(O[0]),
        .I5(DOADO[7]),
        .O(\slv_reg8_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[0]_i_1 
       (.I0(s00_axi_wdata[0]),
        .I1(\slv_reg8_reg[0] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_26),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [0]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[0]_i_2 
       (.I0(\slv_reg8_reg[0]_0 ),
        .I1(mem_reg_0),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_1),
        .I5(mem_reg_2),
        .O(\slv_reg8_reg[0] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[1]_i_1 
       (.I0(s00_axi_wdata[1]),
        .I1(\slv_reg8_reg[1] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_27),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [1]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[1]_i_2 
       (.I0(\slv_reg8_reg[1]_0 ),
        .I1(mem_reg_3),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_4),
        .I5(mem_reg_5),
        .O(\slv_reg8_reg[1] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[2]_i_1 
       (.I0(s00_axi_wdata[2]),
        .I1(\slv_reg8_reg[2] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_28),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [2]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[2]_i_2 
       (.I0(\slv_reg8_reg[2]_0 ),
        .I1(mem_reg_6),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_7),
        .I5(mem_reg_8),
        .O(\slv_reg8_reg[2] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[3]_i_1 
       (.I0(s00_axi_wdata[3]),
        .I1(\slv_reg8_reg[3] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_29),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [3]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[3]_i_2 
       (.I0(\slv_reg8_reg[3]_0 ),
        .I1(mem_reg_9),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_10),
        .I5(mem_reg_11),
        .O(\slv_reg8_reg[3] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[4]_i_1 
       (.I0(s00_axi_wdata[4]),
        .I1(\slv_reg8_reg[4] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_30),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [4]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[4]_i_2 
       (.I0(\slv_reg8_reg[4]_0 ),
        .I1(mem_reg_12),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_13),
        .I5(mem_reg_14),
        .O(\slv_reg8_reg[4] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[5]_i_1 
       (.I0(s00_axi_wdata[5]),
        .I1(\slv_reg8_reg[5] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_31),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [5]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[5]_i_2 
       (.I0(\slv_reg8_reg[5]_0 ),
        .I1(mem_reg_15),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_16),
        .I5(mem_reg_17),
        .O(\slv_reg8_reg[5] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[6]_i_1 
       (.I0(s00_axi_wdata[6]),
        .I1(\slv_reg8_reg[6] ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_32),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [6]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[6]_i_2 
       (.I0(\slv_reg8_reg[6]_0 ),
        .I1(mem_reg_18),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_19),
        .I5(mem_reg_20),
        .O(\slv_reg8_reg[6] ));
  LUT5 #(
    .INIT(32'hCFC0AAAA)) 
    \slv_reg8[7]_i_2 
       (.I0(s00_axi_wdata[7]),
        .I1(\slv_reg8_reg[7]_0 ),
        .I2(\slv_reg2_reg[0] ),
        .I3(mem_reg_33),
        .I4(axi_wready_reg),
        .O(\slv_reg8_reg[7]_2 [7]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \slv_reg8[7]_i_3 
       (.I0(\slv_reg8_reg[7]_1 ),
        .I1(mem_reg_21),
        .I2(O[3]),
        .I3(O[2]),
        .I4(mem_reg_22),
        .I5(mem_reg_23),
        .O(\slv_reg8_reg[7]_0 ));
endmodule

(* ORIG_REF_NAME = "ram_t" *) 
module design_1_data_provider_0_0_ram_t
   (O,
    mem_reg,
    D,
    \slv_reg6_reg[31] ,
    \slv_reg5_reg[31] ,
    \slv_reg9_reg[31] ,
    \slv_reg7_reg[31] ,
    \slv_reg11_reg[31] ,
    \slv_reg8_reg[31] ,
    \slv_reg12_reg[31] ,
    s00_axi_aclk,
    Q,
    \slv_reg0_reg[11] ,
    CO,
    \slv_reg2_reg[5] ,
    \slv_reg3_reg[11] ,
    \slv_reg3_reg[5] ,
    \slv_reg2_reg[0] ,
    \slv_reg2_reg[0]_0 ,
    \slv_reg2_reg[0]_1 ,
    \slv_reg2_reg[0]_2 ,
    \slv_reg2_reg[0]_3 ,
    \slv_reg2_reg[0]_4 ,
    s00_axi_wdata,
    \slv_reg2_reg[0]_5 ,
    axi_wready_reg,
    axi_wready_reg_0,
    \slv_reg2_reg[0]_6 ,
    axi_wready_reg_1,
    \slv_reg2_reg[0]_7 ,
    \slv_reg2_reg[0]_8 ,
    \slv_reg2_reg[0]_9 ,
    \slv_reg2_reg[0]_10 ,
    \slv_reg2_reg[0]_11 ,
    \slv_reg2_reg[0]_12 ,
    \slv_reg2_reg[0]_13 ,
    \slv_reg2_reg[0]_14 ,
    \slv_reg2_reg[0]_15 ,
    \slv_reg2_reg[0]_16 ,
    \slv_reg2_reg[0]_17 ,
    \slv_reg2_reg[0]_18 ,
    \slv_reg1_reg[31] );
  output [0:0]O;
  output [3:0]mem_reg;
  output [31:0]D;
  output [31:0]\slv_reg6_reg[31] ;
  output [31:0]\slv_reg5_reg[31] ;
  output [31:0]\slv_reg9_reg[31] ;
  output [31:0]\slv_reg7_reg[31] ;
  output [31:0]\slv_reg11_reg[31] ;
  output [31:0]\slv_reg8_reg[31] ;
  output [31:0]\slv_reg12_reg[31] ;
  input s00_axi_aclk;
  input [31:0]Q;
  input [11:0]\slv_reg0_reg[11] ;
  input [0:0]CO;
  input [5:0]\slv_reg2_reg[5] ;
  input [0:0]\slv_reg3_reg[11] ;
  input [5:0]\slv_reg3_reg[5] ;
  input \slv_reg2_reg[0] ;
  input \slv_reg2_reg[0]_0 ;
  input \slv_reg2_reg[0]_1 ;
  input \slv_reg2_reg[0]_2 ;
  input \slv_reg2_reg[0]_3 ;
  input \slv_reg2_reg[0]_4 ;
  input [31:0]s00_axi_wdata;
  input \slv_reg2_reg[0]_5 ;
  input axi_wready_reg;
  input axi_wready_reg_0;
  input \slv_reg2_reg[0]_6 ;
  input axi_wready_reg_1;
  input \slv_reg2_reg[0]_7 ;
  input \slv_reg2_reg[0]_8 ;
  input \slv_reg2_reg[0]_9 ;
  input \slv_reg2_reg[0]_10 ;
  input \slv_reg2_reg[0]_11 ;
  input \slv_reg2_reg[0]_12 ;
  input \slv_reg2_reg[0]_13 ;
  input \slv_reg2_reg[0]_14 ;
  input \slv_reg2_reg[0]_15 ;
  input \slv_reg2_reg[0]_16 ;
  input \slv_reg2_reg[0]_17 ;
  input \slv_reg2_reg[0]_18 ;
  input [31:0]\slv_reg1_reg[31] ;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]O;
  wire [31:0]Q;
  wire axi_wready_reg;
  wire axi_wready_reg_0;
  wire axi_wready_reg_1;
  wire \gen_ram[0].ram_n_10 ;
  wire \gen_ram[0].ram_n_11 ;
  wire \gen_ram[0].ram_n_12 ;
  wire \gen_ram[0].ram_n_13 ;
  wire \gen_ram[0].ram_n_14 ;
  wire \gen_ram[0].ram_n_15 ;
  wire \gen_ram[0].ram_n_16 ;
  wire \gen_ram[0].ram_n_17 ;
  wire \gen_ram[0].ram_n_18 ;
  wire \gen_ram[0].ram_n_19 ;
  wire \gen_ram[0].ram_n_20 ;
  wire \gen_ram[0].ram_n_21 ;
  wire \gen_ram[0].ram_n_22 ;
  wire \gen_ram[0].ram_n_23 ;
  wire \gen_ram[0].ram_n_8 ;
  wire \gen_ram[0].ram_n_9 ;
  wire \gen_ram[10].ram_n_10 ;
  wire \gen_ram[10].ram_n_11 ;
  wire \gen_ram[10].ram_n_12 ;
  wire \gen_ram[10].ram_n_13 ;
  wire \gen_ram[10].ram_n_14 ;
  wire \gen_ram[10].ram_n_15 ;
  wire \gen_ram[10].ram_n_16 ;
  wire \gen_ram[10].ram_n_17 ;
  wire \gen_ram[10].ram_n_18 ;
  wire \gen_ram[10].ram_n_19 ;
  wire \gen_ram[10].ram_n_20 ;
  wire \gen_ram[10].ram_n_21 ;
  wire \gen_ram[10].ram_n_22 ;
  wire \gen_ram[10].ram_n_23 ;
  wire \gen_ram[10].ram_n_32 ;
  wire \gen_ram[10].ram_n_33 ;
  wire \gen_ram[10].ram_n_34 ;
  wire \gen_ram[10].ram_n_35 ;
  wire \gen_ram[10].ram_n_36 ;
  wire \gen_ram[10].ram_n_37 ;
  wire \gen_ram[10].ram_n_38 ;
  wire \gen_ram[10].ram_n_39 ;
  wire \gen_ram[10].ram_n_8 ;
  wire \gen_ram[10].ram_n_9 ;
  wire \gen_ram[11].ram_n_10 ;
  wire \gen_ram[11].ram_n_11 ;
  wire \gen_ram[11].ram_n_12 ;
  wire \gen_ram[11].ram_n_13 ;
  wire \gen_ram[11].ram_n_14 ;
  wire \gen_ram[11].ram_n_15 ;
  wire \gen_ram[11].ram_n_16 ;
  wire \gen_ram[11].ram_n_17 ;
  wire \gen_ram[11].ram_n_18 ;
  wire \gen_ram[11].ram_n_19 ;
  wire \gen_ram[11].ram_n_20 ;
  wire \gen_ram[11].ram_n_21 ;
  wire \gen_ram[11].ram_n_22 ;
  wire \gen_ram[11].ram_n_23 ;
  wire \gen_ram[11].ram_n_24 ;
  wire \gen_ram[11].ram_n_9 ;
  wire \gen_ram[12].ram_n_10 ;
  wire \gen_ram[12].ram_n_11 ;
  wire \gen_ram[12].ram_n_12 ;
  wire \gen_ram[12].ram_n_13 ;
  wire \gen_ram[12].ram_n_14 ;
  wire \gen_ram[12].ram_n_15 ;
  wire \gen_ram[12].ram_n_16 ;
  wire \gen_ram[12].ram_n_17 ;
  wire \gen_ram[12].ram_n_18 ;
  wire \gen_ram[12].ram_n_19 ;
  wire \gen_ram[12].ram_n_20 ;
  wire \gen_ram[12].ram_n_21 ;
  wire \gen_ram[12].ram_n_22 ;
  wire \gen_ram[12].ram_n_23 ;
  wire \gen_ram[12].ram_n_8 ;
  wire \gen_ram[12].ram_n_9 ;
  wire \gen_ram[13].ram_n_10 ;
  wire \gen_ram[13].ram_n_11 ;
  wire \gen_ram[13].ram_n_12 ;
  wire \gen_ram[13].ram_n_13 ;
  wire \gen_ram[13].ram_n_14 ;
  wire \gen_ram[13].ram_n_15 ;
  wire \gen_ram[13].ram_n_16 ;
  wire \gen_ram[13].ram_n_17 ;
  wire \gen_ram[13].ram_n_18 ;
  wire \gen_ram[13].ram_n_19 ;
  wire \gen_ram[13].ram_n_20 ;
  wire \gen_ram[13].ram_n_21 ;
  wire \gen_ram[13].ram_n_22 ;
  wire \gen_ram[13].ram_n_23 ;
  wire \gen_ram[13].ram_n_24 ;
  wire \gen_ram[13].ram_n_25 ;
  wire \gen_ram[13].ram_n_26 ;
  wire \gen_ram[13].ram_n_27 ;
  wire \gen_ram[13].ram_n_28 ;
  wire \gen_ram[13].ram_n_29 ;
  wire \gen_ram[13].ram_n_30 ;
  wire \gen_ram[13].ram_n_31 ;
  wire \gen_ram[13].ram_n_8 ;
  wire \gen_ram[13].ram_n_9 ;
  wire \gen_ram[14].ram_n_10 ;
  wire \gen_ram[14].ram_n_11 ;
  wire \gen_ram[14].ram_n_12 ;
  wire \gen_ram[14].ram_n_13 ;
  wire \gen_ram[14].ram_n_14 ;
  wire \gen_ram[14].ram_n_15 ;
  wire \gen_ram[14].ram_n_16 ;
  wire \gen_ram[14].ram_n_17 ;
  wire \gen_ram[14].ram_n_18 ;
  wire \gen_ram[14].ram_n_19 ;
  wire \gen_ram[14].ram_n_20 ;
  wire \gen_ram[14].ram_n_21 ;
  wire \gen_ram[14].ram_n_22 ;
  wire \gen_ram[14].ram_n_23 ;
  wire \gen_ram[14].ram_n_8 ;
  wire \gen_ram[14].ram_n_9 ;
  wire \gen_ram[15].ram_n_10 ;
  wire \gen_ram[15].ram_n_11 ;
  wire \gen_ram[15].ram_n_12 ;
  wire \gen_ram[15].ram_n_13 ;
  wire \gen_ram[15].ram_n_14 ;
  wire \gen_ram[15].ram_n_15 ;
  wire \gen_ram[15].ram_n_16 ;
  wire \gen_ram[15].ram_n_17 ;
  wire \gen_ram[15].ram_n_18 ;
  wire \gen_ram[15].ram_n_19 ;
  wire \gen_ram[15].ram_n_20 ;
  wire \gen_ram[15].ram_n_21 ;
  wire \gen_ram[15].ram_n_22 ;
  wire \gen_ram[15].ram_n_23 ;
  wire \gen_ram[15].ram_n_32 ;
  wire \gen_ram[15].ram_n_33 ;
  wire \gen_ram[15].ram_n_34 ;
  wire \gen_ram[15].ram_n_35 ;
  wire \gen_ram[15].ram_n_8 ;
  wire \gen_ram[15].ram_n_9 ;
  wire \gen_ram[16].ram_n_10 ;
  wire \gen_ram[16].ram_n_11 ;
  wire \gen_ram[16].ram_n_12 ;
  wire \gen_ram[16].ram_n_13 ;
  wire \gen_ram[16].ram_n_14 ;
  wire \gen_ram[16].ram_n_15 ;
  wire \gen_ram[16].ram_n_16 ;
  wire \gen_ram[16].ram_n_17 ;
  wire \gen_ram[16].ram_n_18 ;
  wire \gen_ram[16].ram_n_19 ;
  wire \gen_ram[16].ram_n_20 ;
  wire \gen_ram[16].ram_n_21 ;
  wire \gen_ram[16].ram_n_22 ;
  wire \gen_ram[16].ram_n_23 ;
  wire \gen_ram[16].ram_n_8 ;
  wire \gen_ram[16].ram_n_9 ;
  wire \gen_ram[17].ram_n_10 ;
  wire \gen_ram[17].ram_n_11 ;
  wire \gen_ram[17].ram_n_12 ;
  wire \gen_ram[17].ram_n_13 ;
  wire \gen_ram[17].ram_n_14 ;
  wire \gen_ram[17].ram_n_15 ;
  wire \gen_ram[17].ram_n_16 ;
  wire \gen_ram[17].ram_n_17 ;
  wire \gen_ram[17].ram_n_18 ;
  wire \gen_ram[17].ram_n_19 ;
  wire \gen_ram[17].ram_n_20 ;
  wire \gen_ram[17].ram_n_21 ;
  wire \gen_ram[17].ram_n_22 ;
  wire \gen_ram[17].ram_n_23 ;
  wire \gen_ram[17].ram_n_8 ;
  wire \gen_ram[17].ram_n_9 ;
  wire \gen_ram[18].ram_n_10 ;
  wire \gen_ram[18].ram_n_11 ;
  wire \gen_ram[18].ram_n_12 ;
  wire \gen_ram[18].ram_n_13 ;
  wire \gen_ram[18].ram_n_14 ;
  wire \gen_ram[18].ram_n_15 ;
  wire \gen_ram[18].ram_n_16 ;
  wire \gen_ram[18].ram_n_17 ;
  wire \gen_ram[18].ram_n_18 ;
  wire \gen_ram[18].ram_n_19 ;
  wire \gen_ram[18].ram_n_20 ;
  wire \gen_ram[18].ram_n_21 ;
  wire \gen_ram[18].ram_n_22 ;
  wire \gen_ram[18].ram_n_23 ;
  wire \gen_ram[18].ram_n_24 ;
  wire \gen_ram[18].ram_n_9 ;
  wire \gen_ram[19].ram_n_10 ;
  wire \gen_ram[19].ram_n_11 ;
  wire \gen_ram[19].ram_n_12 ;
  wire \gen_ram[19].ram_n_13 ;
  wire \gen_ram[19].ram_n_14 ;
  wire \gen_ram[19].ram_n_15 ;
  wire \gen_ram[19].ram_n_16 ;
  wire \gen_ram[19].ram_n_17 ;
  wire \gen_ram[19].ram_n_18 ;
  wire \gen_ram[19].ram_n_19 ;
  wire \gen_ram[19].ram_n_20 ;
  wire \gen_ram[19].ram_n_21 ;
  wire \gen_ram[19].ram_n_22 ;
  wire \gen_ram[19].ram_n_23 ;
  wire \gen_ram[19].ram_n_8 ;
  wire \gen_ram[19].ram_n_9 ;
  wire \gen_ram[1].ram_n_10 ;
  wire \gen_ram[1].ram_n_11 ;
  wire \gen_ram[1].ram_n_12 ;
  wire \gen_ram[1].ram_n_13 ;
  wire \gen_ram[1].ram_n_14 ;
  wire \gen_ram[1].ram_n_15 ;
  wire \gen_ram[1].ram_n_16 ;
  wire \gen_ram[1].ram_n_17 ;
  wire \gen_ram[1].ram_n_18 ;
  wire \gen_ram[1].ram_n_19 ;
  wire \gen_ram[1].ram_n_20 ;
  wire \gen_ram[1].ram_n_21 ;
  wire \gen_ram[1].ram_n_22 ;
  wire \gen_ram[1].ram_n_23 ;
  wire \gen_ram[1].ram_n_8 ;
  wire \gen_ram[1].ram_n_9 ;
  wire \gen_ram[20].ram_n_10 ;
  wire \gen_ram[20].ram_n_11 ;
  wire \gen_ram[20].ram_n_12 ;
  wire \gen_ram[20].ram_n_13 ;
  wire \gen_ram[20].ram_n_14 ;
  wire \gen_ram[20].ram_n_15 ;
  wire \gen_ram[20].ram_n_16 ;
  wire \gen_ram[20].ram_n_17 ;
  wire \gen_ram[20].ram_n_18 ;
  wire \gen_ram[20].ram_n_19 ;
  wire \gen_ram[20].ram_n_20 ;
  wire \gen_ram[20].ram_n_21 ;
  wire \gen_ram[20].ram_n_22 ;
  wire \gen_ram[20].ram_n_23 ;
  wire \gen_ram[20].ram_n_24 ;
  wire \gen_ram[20].ram_n_8 ;
  wire \gen_ram[20].ram_n_9 ;
  wire \gen_ram[21].ram_n_10 ;
  wire \gen_ram[21].ram_n_11 ;
  wire \gen_ram[21].ram_n_12 ;
  wire \gen_ram[21].ram_n_13 ;
  wire \gen_ram[21].ram_n_14 ;
  wire \gen_ram[21].ram_n_15 ;
  wire \gen_ram[21].ram_n_16 ;
  wire \gen_ram[21].ram_n_17 ;
  wire \gen_ram[21].ram_n_18 ;
  wire \gen_ram[21].ram_n_19 ;
  wire \gen_ram[21].ram_n_20 ;
  wire \gen_ram[21].ram_n_21 ;
  wire \gen_ram[21].ram_n_22 ;
  wire \gen_ram[21].ram_n_23 ;
  wire \gen_ram[21].ram_n_24 ;
  wire \gen_ram[21].ram_n_25 ;
  wire \gen_ram[21].ram_n_26 ;
  wire \gen_ram[21].ram_n_27 ;
  wire \gen_ram[21].ram_n_28 ;
  wire \gen_ram[21].ram_n_29 ;
  wire \gen_ram[21].ram_n_30 ;
  wire \gen_ram[21].ram_n_31 ;
  wire \gen_ram[21].ram_n_8 ;
  wire \gen_ram[21].ram_n_9 ;
  wire \gen_ram[22].ram_n_10 ;
  wire \gen_ram[22].ram_n_11 ;
  wire \gen_ram[22].ram_n_12 ;
  wire \gen_ram[22].ram_n_13 ;
  wire \gen_ram[22].ram_n_14 ;
  wire \gen_ram[22].ram_n_15 ;
  wire \gen_ram[22].ram_n_16 ;
  wire \gen_ram[22].ram_n_17 ;
  wire \gen_ram[22].ram_n_18 ;
  wire \gen_ram[22].ram_n_19 ;
  wire \gen_ram[22].ram_n_20 ;
  wire \gen_ram[22].ram_n_21 ;
  wire \gen_ram[22].ram_n_22 ;
  wire \gen_ram[22].ram_n_23 ;
  wire \gen_ram[22].ram_n_8 ;
  wire \gen_ram[22].ram_n_9 ;
  wire \gen_ram[23].ram_n_10 ;
  wire \gen_ram[23].ram_n_11 ;
  wire \gen_ram[23].ram_n_12 ;
  wire \gen_ram[23].ram_n_13 ;
  wire \gen_ram[23].ram_n_14 ;
  wire \gen_ram[23].ram_n_15 ;
  wire \gen_ram[23].ram_n_16 ;
  wire \gen_ram[23].ram_n_17 ;
  wire \gen_ram[23].ram_n_18 ;
  wire \gen_ram[23].ram_n_19 ;
  wire \gen_ram[23].ram_n_20 ;
  wire \gen_ram[23].ram_n_21 ;
  wire \gen_ram[23].ram_n_22 ;
  wire \gen_ram[23].ram_n_23 ;
  wire \gen_ram[23].ram_n_24 ;
  wire \gen_ram[23].ram_n_25 ;
  wire \gen_ram[23].ram_n_26 ;
  wire \gen_ram[23].ram_n_27 ;
  wire \gen_ram[23].ram_n_28 ;
  wire \gen_ram[23].ram_n_9 ;
  wire \gen_ram[24].ram_n_10 ;
  wire \gen_ram[24].ram_n_11 ;
  wire \gen_ram[24].ram_n_12 ;
  wire \gen_ram[24].ram_n_13 ;
  wire \gen_ram[24].ram_n_14 ;
  wire \gen_ram[24].ram_n_15 ;
  wire \gen_ram[24].ram_n_16 ;
  wire \gen_ram[24].ram_n_17 ;
  wire \gen_ram[24].ram_n_18 ;
  wire \gen_ram[24].ram_n_19 ;
  wire \gen_ram[24].ram_n_20 ;
  wire \gen_ram[24].ram_n_21 ;
  wire \gen_ram[24].ram_n_22 ;
  wire \gen_ram[24].ram_n_23 ;
  wire \gen_ram[24].ram_n_24 ;
  wire \gen_ram[24].ram_n_8 ;
  wire \gen_ram[24].ram_n_9 ;
  wire \gen_ram[25].ram_n_10 ;
  wire \gen_ram[25].ram_n_11 ;
  wire \gen_ram[25].ram_n_12 ;
  wire \gen_ram[25].ram_n_13 ;
  wire \gen_ram[25].ram_n_14 ;
  wire \gen_ram[25].ram_n_15 ;
  wire \gen_ram[25].ram_n_16 ;
  wire \gen_ram[25].ram_n_17 ;
  wire \gen_ram[25].ram_n_18 ;
  wire \gen_ram[25].ram_n_19 ;
  wire \gen_ram[25].ram_n_20 ;
  wire \gen_ram[25].ram_n_21 ;
  wire \gen_ram[25].ram_n_22 ;
  wire \gen_ram[25].ram_n_23 ;
  wire \gen_ram[25].ram_n_24 ;
  wire \gen_ram[25].ram_n_25 ;
  wire \gen_ram[25].ram_n_26 ;
  wire \gen_ram[25].ram_n_27 ;
  wire \gen_ram[25].ram_n_28 ;
  wire \gen_ram[25].ram_n_29 ;
  wire \gen_ram[25].ram_n_30 ;
  wire \gen_ram[25].ram_n_31 ;
  wire \gen_ram[25].ram_n_48 ;
  wire \gen_ram[25].ram_n_49 ;
  wire \gen_ram[25].ram_n_50 ;
  wire \gen_ram[25].ram_n_51 ;
  wire \gen_ram[25].ram_n_52 ;
  wire \gen_ram[25].ram_n_53 ;
  wire \gen_ram[25].ram_n_54 ;
  wire \gen_ram[25].ram_n_55 ;
  wire \gen_ram[25].ram_n_8 ;
  wire \gen_ram[25].ram_n_9 ;
  wire \gen_ram[26].ram_n_10 ;
  wire \gen_ram[26].ram_n_11 ;
  wire \gen_ram[26].ram_n_12 ;
  wire \gen_ram[26].ram_n_13 ;
  wire \gen_ram[26].ram_n_14 ;
  wire \gen_ram[26].ram_n_15 ;
  wire \gen_ram[26].ram_n_16 ;
  wire \gen_ram[26].ram_n_17 ;
  wire \gen_ram[26].ram_n_18 ;
  wire \gen_ram[26].ram_n_19 ;
  wire \gen_ram[26].ram_n_20 ;
  wire \gen_ram[26].ram_n_21 ;
  wire \gen_ram[26].ram_n_22 ;
  wire \gen_ram[26].ram_n_23 ;
  wire \gen_ram[26].ram_n_8 ;
  wire \gen_ram[26].ram_n_9 ;
  wire \gen_ram[27].ram_n_10 ;
  wire \gen_ram[27].ram_n_11 ;
  wire \gen_ram[27].ram_n_12 ;
  wire \gen_ram[27].ram_n_13 ;
  wire \gen_ram[27].ram_n_14 ;
  wire \gen_ram[27].ram_n_15 ;
  wire \gen_ram[27].ram_n_16 ;
  wire \gen_ram[27].ram_n_17 ;
  wire \gen_ram[27].ram_n_18 ;
  wire \gen_ram[27].ram_n_19 ;
  wire \gen_ram[27].ram_n_20 ;
  wire \gen_ram[27].ram_n_21 ;
  wire \gen_ram[27].ram_n_22 ;
  wire \gen_ram[27].ram_n_23 ;
  wire \gen_ram[27].ram_n_8 ;
  wire \gen_ram[27].ram_n_9 ;
  wire \gen_ram[28].ram_n_10 ;
  wire \gen_ram[28].ram_n_11 ;
  wire \gen_ram[28].ram_n_12 ;
  wire \gen_ram[28].ram_n_13 ;
  wire \gen_ram[28].ram_n_14 ;
  wire \gen_ram[28].ram_n_15 ;
  wire \gen_ram[28].ram_n_16 ;
  wire \gen_ram[28].ram_n_17 ;
  wire \gen_ram[28].ram_n_18 ;
  wire \gen_ram[28].ram_n_19 ;
  wire \gen_ram[28].ram_n_20 ;
  wire \gen_ram[28].ram_n_21 ;
  wire \gen_ram[28].ram_n_22 ;
  wire \gen_ram[28].ram_n_23 ;
  wire \gen_ram[28].ram_n_24 ;
  wire \gen_ram[28].ram_n_8 ;
  wire \gen_ram[28].ram_n_9 ;
  wire \gen_ram[29].ram_n_10 ;
  wire \gen_ram[29].ram_n_11 ;
  wire \gen_ram[29].ram_n_12 ;
  wire \gen_ram[29].ram_n_13 ;
  wire \gen_ram[29].ram_n_14 ;
  wire \gen_ram[29].ram_n_15 ;
  wire \gen_ram[29].ram_n_16 ;
  wire \gen_ram[29].ram_n_17 ;
  wire \gen_ram[29].ram_n_18 ;
  wire \gen_ram[29].ram_n_19 ;
  wire \gen_ram[29].ram_n_20 ;
  wire \gen_ram[29].ram_n_21 ;
  wire \gen_ram[29].ram_n_22 ;
  wire \gen_ram[29].ram_n_23 ;
  wire \gen_ram[29].ram_n_24 ;
  wire \gen_ram[29].ram_n_25 ;
  wire \gen_ram[29].ram_n_26 ;
  wire \gen_ram[29].ram_n_27 ;
  wire \gen_ram[29].ram_n_28 ;
  wire \gen_ram[29].ram_n_29 ;
  wire \gen_ram[29].ram_n_30 ;
  wire \gen_ram[29].ram_n_31 ;
  wire \gen_ram[29].ram_n_48 ;
  wire \gen_ram[29].ram_n_49 ;
  wire \gen_ram[29].ram_n_50 ;
  wire \gen_ram[29].ram_n_51 ;
  wire \gen_ram[29].ram_n_52 ;
  wire \gen_ram[29].ram_n_53 ;
  wire \gen_ram[29].ram_n_54 ;
  wire \gen_ram[29].ram_n_55 ;
  wire \gen_ram[29].ram_n_8 ;
  wire \gen_ram[29].ram_n_9 ;
  wire \gen_ram[2].ram_n_10 ;
  wire \gen_ram[2].ram_n_11 ;
  wire \gen_ram[2].ram_n_12 ;
  wire \gen_ram[2].ram_n_13 ;
  wire \gen_ram[2].ram_n_14 ;
  wire \gen_ram[2].ram_n_15 ;
  wire \gen_ram[2].ram_n_16 ;
  wire \gen_ram[2].ram_n_17 ;
  wire \gen_ram[2].ram_n_18 ;
  wire \gen_ram[2].ram_n_19 ;
  wire \gen_ram[2].ram_n_20 ;
  wire \gen_ram[2].ram_n_21 ;
  wire \gen_ram[2].ram_n_22 ;
  wire \gen_ram[2].ram_n_23 ;
  wire \gen_ram[2].ram_n_8 ;
  wire \gen_ram[2].ram_n_9 ;
  wire \gen_ram[30].ram_n_10 ;
  wire \gen_ram[30].ram_n_11 ;
  wire \gen_ram[30].ram_n_12 ;
  wire \gen_ram[30].ram_n_13 ;
  wire \gen_ram[30].ram_n_14 ;
  wire \gen_ram[30].ram_n_15 ;
  wire \gen_ram[30].ram_n_16 ;
  wire \gen_ram[30].ram_n_17 ;
  wire \gen_ram[30].ram_n_18 ;
  wire \gen_ram[30].ram_n_19 ;
  wire \gen_ram[30].ram_n_21 ;
  wire \gen_ram[30].ram_n_22 ;
  wire \gen_ram[30].ram_n_23 ;
  wire \gen_ram[30].ram_n_24 ;
  wire \gen_ram[30].ram_n_25 ;
  wire \gen_ram[30].ram_n_26 ;
  wire \gen_ram[30].ram_n_27 ;
  wire \gen_ram[30].ram_n_28 ;
  wire \gen_ram[30].ram_n_37 ;
  wire \gen_ram[30].ram_n_38 ;
  wire \gen_ram[30].ram_n_39 ;
  wire \gen_ram[30].ram_n_40 ;
  wire \gen_ram[30].ram_n_41 ;
  wire \gen_ram[30].ram_n_42 ;
  wire \gen_ram[30].ram_n_43 ;
  wire \gen_ram[30].ram_n_44 ;
  wire \gen_ram[30].ram_n_45 ;
  wire \gen_ram[30].ram_n_46 ;
  wire \gen_ram[30].ram_n_47 ;
  wire \gen_ram[30].ram_n_48 ;
  wire \gen_ram[30].ram_n_8 ;
  wire \gen_ram[30].ram_n_9 ;
  wire \gen_ram[31].ram_n_20 ;
  wire \gen_ram[31].ram_n_21 ;
  wire \gen_ram[31].ram_n_22 ;
  wire \gen_ram[31].ram_n_23 ;
  wire \gen_ram[31].ram_n_24 ;
  wire \gen_ram[31].ram_n_25 ;
  wire \gen_ram[31].ram_n_26 ;
  wire \gen_ram[31].ram_n_27 ;
  wire \gen_ram[31].ram_n_28 ;
  wire \gen_ram[31].ram_n_29 ;
  wire \gen_ram[31].ram_n_30 ;
  wire \gen_ram[31].ram_n_31 ;
  wire \gen_ram[31].ram_n_32 ;
  wire \gen_ram[31].ram_n_33 ;
  wire \gen_ram[31].ram_n_34 ;
  wire \gen_ram[31].ram_n_35 ;
  wire \gen_ram[3].ram_n_10 ;
  wire \gen_ram[3].ram_n_11 ;
  wire \gen_ram[3].ram_n_12 ;
  wire \gen_ram[3].ram_n_13 ;
  wire \gen_ram[3].ram_n_14 ;
  wire \gen_ram[3].ram_n_15 ;
  wire \gen_ram[3].ram_n_16 ;
  wire \gen_ram[3].ram_n_17 ;
  wire \gen_ram[3].ram_n_18 ;
  wire \gen_ram[3].ram_n_19 ;
  wire \gen_ram[3].ram_n_20 ;
  wire \gen_ram[3].ram_n_21 ;
  wire \gen_ram[3].ram_n_22 ;
  wire \gen_ram[3].ram_n_23 ;
  wire \gen_ram[3].ram_n_8 ;
  wire \gen_ram[3].ram_n_9 ;
  wire \gen_ram[4].ram_n_10 ;
  wire \gen_ram[4].ram_n_11 ;
  wire \gen_ram[4].ram_n_12 ;
  wire \gen_ram[4].ram_n_13 ;
  wire \gen_ram[4].ram_n_14 ;
  wire \gen_ram[4].ram_n_15 ;
  wire \gen_ram[4].ram_n_16 ;
  wire \gen_ram[4].ram_n_17 ;
  wire \gen_ram[4].ram_n_18 ;
  wire \gen_ram[4].ram_n_19 ;
  wire \gen_ram[4].ram_n_20 ;
  wire \gen_ram[4].ram_n_21 ;
  wire \gen_ram[4].ram_n_22 ;
  wire \gen_ram[4].ram_n_23 ;
  wire \gen_ram[4].ram_n_32 ;
  wire \gen_ram[4].ram_n_33 ;
  wire \gen_ram[4].ram_n_34 ;
  wire \gen_ram[4].ram_n_35 ;
  wire \gen_ram[4].ram_n_36 ;
  wire \gen_ram[4].ram_n_37 ;
  wire \gen_ram[4].ram_n_38 ;
  wire \gen_ram[4].ram_n_39 ;
  wire \gen_ram[4].ram_n_8 ;
  wire \gen_ram[4].ram_n_9 ;
  wire \gen_ram[5].ram_n_10 ;
  wire \gen_ram[5].ram_n_11 ;
  wire \gen_ram[5].ram_n_12 ;
  wire \gen_ram[5].ram_n_13 ;
  wire \gen_ram[5].ram_n_14 ;
  wire \gen_ram[5].ram_n_15 ;
  wire \gen_ram[5].ram_n_16 ;
  wire \gen_ram[5].ram_n_17 ;
  wire \gen_ram[5].ram_n_18 ;
  wire \gen_ram[5].ram_n_19 ;
  wire \gen_ram[5].ram_n_20 ;
  wire \gen_ram[5].ram_n_21 ;
  wire \gen_ram[5].ram_n_22 ;
  wire \gen_ram[5].ram_n_23 ;
  wire \gen_ram[5].ram_n_8 ;
  wire \gen_ram[5].ram_n_9 ;
  wire \gen_ram[6].ram_n_10 ;
  wire \gen_ram[6].ram_n_11 ;
  wire \gen_ram[6].ram_n_12 ;
  wire \gen_ram[6].ram_n_13 ;
  wire \gen_ram[6].ram_n_14 ;
  wire \gen_ram[6].ram_n_15 ;
  wire \gen_ram[6].ram_n_16 ;
  wire \gen_ram[6].ram_n_17 ;
  wire \gen_ram[6].ram_n_18 ;
  wire \gen_ram[6].ram_n_19 ;
  wire \gen_ram[6].ram_n_20 ;
  wire \gen_ram[6].ram_n_21 ;
  wire \gen_ram[6].ram_n_22 ;
  wire \gen_ram[6].ram_n_23 ;
  wire \gen_ram[6].ram_n_24 ;
  wire \gen_ram[6].ram_n_8 ;
  wire \gen_ram[6].ram_n_9 ;
  wire \gen_ram[7].ram_n_10 ;
  wire \gen_ram[7].ram_n_11 ;
  wire \gen_ram[7].ram_n_12 ;
  wire \gen_ram[7].ram_n_13 ;
  wire \gen_ram[7].ram_n_14 ;
  wire \gen_ram[7].ram_n_15 ;
  wire \gen_ram[7].ram_n_16 ;
  wire \gen_ram[7].ram_n_17 ;
  wire \gen_ram[7].ram_n_18 ;
  wire \gen_ram[7].ram_n_19 ;
  wire \gen_ram[7].ram_n_20 ;
  wire \gen_ram[7].ram_n_21 ;
  wire \gen_ram[7].ram_n_22 ;
  wire \gen_ram[7].ram_n_23 ;
  wire \gen_ram[7].ram_n_8 ;
  wire \gen_ram[7].ram_n_9 ;
  wire \gen_ram[8].ram_n_10 ;
  wire \gen_ram[8].ram_n_11 ;
  wire \gen_ram[8].ram_n_12 ;
  wire \gen_ram[8].ram_n_13 ;
  wire \gen_ram[8].ram_n_14 ;
  wire \gen_ram[8].ram_n_15 ;
  wire \gen_ram[8].ram_n_16 ;
  wire \gen_ram[8].ram_n_17 ;
  wire \gen_ram[8].ram_n_18 ;
  wire \gen_ram[8].ram_n_19 ;
  wire \gen_ram[8].ram_n_20 ;
  wire \gen_ram[8].ram_n_21 ;
  wire \gen_ram[8].ram_n_22 ;
  wire \gen_ram[8].ram_n_23 ;
  wire \gen_ram[8].ram_n_32 ;
  wire \gen_ram[8].ram_n_33 ;
  wire \gen_ram[8].ram_n_34 ;
  wire \gen_ram[8].ram_n_35 ;
  wire \gen_ram[8].ram_n_36 ;
  wire \gen_ram[8].ram_n_37 ;
  wire \gen_ram[8].ram_n_38 ;
  wire \gen_ram[8].ram_n_39 ;
  wire \gen_ram[8].ram_n_8 ;
  wire \gen_ram[8].ram_n_9 ;
  wire \gen_ram[9].ram_n_10 ;
  wire \gen_ram[9].ram_n_11 ;
  wire \gen_ram[9].ram_n_12 ;
  wire \gen_ram[9].ram_n_13 ;
  wire \gen_ram[9].ram_n_14 ;
  wire \gen_ram[9].ram_n_15 ;
  wire \gen_ram[9].ram_n_16 ;
  wire \gen_ram[9].ram_n_17 ;
  wire \gen_ram[9].ram_n_18 ;
  wire \gen_ram[9].ram_n_19 ;
  wire \gen_ram[9].ram_n_20 ;
  wire \gen_ram[9].ram_n_21 ;
  wire \gen_ram[9].ram_n_22 ;
  wire \gen_ram[9].ram_n_23 ;
  wire \gen_ram[9].ram_n_24 ;
  wire \gen_ram[9].ram_n_25 ;
  wire \gen_ram[9].ram_n_26 ;
  wire \gen_ram[9].ram_n_27 ;
  wire \gen_ram[9].ram_n_28 ;
  wire \gen_ram[9].ram_n_29 ;
  wire \gen_ram[9].ram_n_30 ;
  wire \gen_ram[9].ram_n_31 ;
  wire \gen_ram[9].ram_n_8 ;
  wire \gen_ram[9].ram_n_9 ;
  wire [3:0]mem_reg;
  wire [4:2]\p_addr1[22]_28 ;
  wire [6:0]p_addr_curr1;
  wire [6:6]p_addr_next1;
  wire [7:0]\p_rd_data1[0]_34 ;
  wire [7:0]\p_rd_data1[10]_44 ;
  wire [7:0]\p_rd_data1[11]_45 ;
  wire [7:0]\p_rd_data1[12]_46 ;
  wire [7:0]\p_rd_data1[13]_47 ;
  wire [7:0]\p_rd_data1[14]_48 ;
  wire [7:0]\p_rd_data1[15]_49 ;
  wire [7:0]\p_rd_data1[16]_50 ;
  wire [7:0]\p_rd_data1[17]_51 ;
  wire [7:0]\p_rd_data1[18]_52 ;
  wire [7:0]\p_rd_data1[19]_53 ;
  wire [7:0]\p_rd_data1[1]_35 ;
  wire [7:0]\p_rd_data1[20]_54 ;
  wire [7:0]\p_rd_data1[21]_55 ;
  wire [7:0]\p_rd_data1[22]_56 ;
  wire [7:0]\p_rd_data1[23]_57 ;
  wire [7:0]\p_rd_data1[24]_58 ;
  wire [7:0]\p_rd_data1[25]_59 ;
  wire [7:0]\p_rd_data1[26]_60 ;
  wire [7:0]\p_rd_data1[27]_61 ;
  wire [7:0]\p_rd_data1[28]_62 ;
  wire [7:0]\p_rd_data1[29]_63 ;
  wire [7:0]\p_rd_data1[2]_36 ;
  wire [7:0]\p_rd_data1[30]_64 ;
  wire [7:0]\p_rd_data1[31]_65 ;
  wire [7:0]\p_rd_data1[3]_37 ;
  wire [7:0]\p_rd_data1[4]_38 ;
  wire [7:0]\p_rd_data1[5]_39 ;
  wire [7:0]\p_rd_data1[6]_40 ;
  wire [7:0]\p_rd_data1[7]_41 ;
  wire [7:0]\p_rd_data1[8]_42 ;
  wire [7:0]\p_rd_data1[9]_43 ;
  wire s00_axi_aclk;
  wire [31:0]s00_axi_wdata;
  wire [11:0]\slv_reg0_reg[11] ;
  wire [31:0]\slv_reg11_reg[31] ;
  wire [31:0]\slv_reg12_reg[31] ;
  wire [31:0]\slv_reg1_reg[31] ;
  wire \slv_reg2_reg[0] ;
  wire \slv_reg2_reg[0]_0 ;
  wire \slv_reg2_reg[0]_1 ;
  wire \slv_reg2_reg[0]_10 ;
  wire \slv_reg2_reg[0]_11 ;
  wire \slv_reg2_reg[0]_12 ;
  wire \slv_reg2_reg[0]_13 ;
  wire \slv_reg2_reg[0]_14 ;
  wire \slv_reg2_reg[0]_15 ;
  wire \slv_reg2_reg[0]_16 ;
  wire \slv_reg2_reg[0]_17 ;
  wire \slv_reg2_reg[0]_18 ;
  wire \slv_reg2_reg[0]_2 ;
  wire \slv_reg2_reg[0]_3 ;
  wire \slv_reg2_reg[0]_4 ;
  wire \slv_reg2_reg[0]_5 ;
  wire \slv_reg2_reg[0]_6 ;
  wire \slv_reg2_reg[0]_7 ;
  wire \slv_reg2_reg[0]_8 ;
  wire \slv_reg2_reg[0]_9 ;
  wire [5:0]\slv_reg2_reg[5] ;
  wire [0:0]\slv_reg3_reg[11] ;
  wire [5:0]\slv_reg3_reg[5] ;
  wire [31:0]\slv_reg5_reg[31] ;
  wire [31:0]\slv_reg6_reg[31] ;
  wire [31:0]\slv_reg7_reg[31] ;
  wire [31:0]\slv_reg8_reg[31] ;
  wire [31:0]\slv_reg9_reg[31] ;

  design_1_data_provider_0_0_p_ram_t \gen_ram[0].ram 
       (.ADDRARDADDR({\p_addr1[22]_28 [3:2],p_addr_curr1[1]}),
        .DOADO(\p_rd_data1[0]_34 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\p_rd_data1[1]_35 ),
        .mem_reg_1(\p_rd_data1[2]_36 ),
        .mem_reg_10(\gen_ram[8].ram_n_13 ),
        .mem_reg_11(\gen_ram[12].ram_n_13 ),
        .mem_reg_12(\gen_ram[4].ram_n_12 ),
        .mem_reg_13(\gen_ram[8].ram_n_12 ),
        .mem_reg_14(\gen_ram[12].ram_n_12 ),
        .mem_reg_15(\gen_ram[4].ram_n_11 ),
        .mem_reg_16(\gen_ram[8].ram_n_11 ),
        .mem_reg_17(\gen_ram[12].ram_n_11 ),
        .mem_reg_18(\gen_ram[4].ram_n_10 ),
        .mem_reg_19(\gen_ram[8].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[3]_37 ),
        .mem_reg_20(\gen_ram[12].ram_n_10 ),
        .mem_reg_21(\gen_ram[4].ram_n_9 ),
        .mem_reg_22(\gen_ram[8].ram_n_9 ),
        .mem_reg_23(\gen_ram[12].ram_n_9 ),
        .mem_reg_24(\gen_ram[4].ram_n_8 ),
        .mem_reg_25(\gen_ram[8].ram_n_8 ),
        .mem_reg_26(\gen_ram[12].ram_n_8 ),
        .mem_reg_27(\gen_ram[16].ram_n_16 ),
        .mem_reg_28(\gen_ram[16].ram_n_17 ),
        .mem_reg_29(\gen_ram[16].ram_n_18 ),
        .mem_reg_3(\gen_ram[4].ram_n_15 ),
        .mem_reg_30(\gen_ram[16].ram_n_19 ),
        .mem_reg_31(\gen_ram[16].ram_n_20 ),
        .mem_reg_32(\gen_ram[16].ram_n_21 ),
        .mem_reg_33(\gen_ram[16].ram_n_22 ),
        .mem_reg_34(\gen_ram[16].ram_n_23 ),
        .mem_reg_4(\gen_ram[8].ram_n_15 ),
        .mem_reg_5(\gen_ram[12].ram_n_15 ),
        .mem_reg_6(\gen_ram[4].ram_n_14 ),
        .mem_reg_7(\gen_ram[8].ram_n_14 ),
        .mem_reg_8(\gen_ram[12].ram_n_14 ),
        .mem_reg_9(\gen_ram[4].ram_n_13 ),
        .p_addr_curr1({p_addr_curr1[6:4],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg12_reg[24] (\gen_ram[0].ram_n_15 ),
        .\slv_reg12_reg[24]_0 (\gen_ram[0].ram_n_16 ),
        .\slv_reg12_reg[25] (\gen_ram[0].ram_n_14 ),
        .\slv_reg12_reg[25]_0 (\gen_ram[0].ram_n_17 ),
        .\slv_reg12_reg[26] (\gen_ram[0].ram_n_13 ),
        .\slv_reg12_reg[26]_0 (\gen_ram[0].ram_n_18 ),
        .\slv_reg12_reg[27] (\gen_ram[0].ram_n_12 ),
        .\slv_reg12_reg[27]_0 (\gen_ram[0].ram_n_19 ),
        .\slv_reg12_reg[28] (\gen_ram[0].ram_n_11 ),
        .\slv_reg12_reg[28]_0 (\gen_ram[0].ram_n_20 ),
        .\slv_reg12_reg[29] (\gen_ram[0].ram_n_10 ),
        .\slv_reg12_reg[29]_0 (\gen_ram[0].ram_n_21 ),
        .\slv_reg12_reg[30] (\gen_ram[0].ram_n_9 ),
        .\slv_reg12_reg[30]_0 (\gen_ram[0].ram_n_22 ),
        .\slv_reg12_reg[31] (\gen_ram[0].ram_n_8 ),
        .\slv_reg12_reg[31]_0 (\gen_ram[0].ram_n_23 ),
        .\slv_reg12_reg[31]_1 (\slv_reg12_reg[31] [31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_1 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_13 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[16] (\gen_ram[8].ram_n_32 ),
        .\slv_reg4_reg[17] (\gen_ram[8].ram_n_33 ),
        .\slv_reg4_reg[18] (\gen_ram[8].ram_n_34 ),
        .\slv_reg4_reg[19] (\gen_ram[8].ram_n_35 ),
        .\slv_reg4_reg[20] (\gen_ram[8].ram_n_36 ),
        .\slv_reg4_reg[21] (\gen_ram[8].ram_n_37 ),
        .\slv_reg4_reg[22] (\gen_ram[8].ram_n_38 ),
        .\slv_reg4_reg[23] (\gen_ram[8].ram_n_39 ));
  design_1_data_provider_0_0_p_ram_t_0 \gen_ram[10].ram 
       (.ADDRARDADDR({\p_addr1[22]_28 ,p_addr_curr1[1]}),
        .D(D[15:8]),
        .DOADO(\p_rd_data1[10]_44 ),
        .O(mem_reg),
        .Q({Q[31:24],Q[21:20],Q[18:17],Q[15:8],Q[5:4],Q[2:1]}),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\gen_ram[10].ram_n_32 ),
        .mem_reg_1(\gen_ram[10].ram_n_33 ),
        .mem_reg_10(\p_rd_data1[9]_43 ),
        .mem_reg_11(\gen_ram[14].ram_n_15 ),
        .mem_reg_12(\gen_ram[2].ram_n_15 ),
        .mem_reg_13(\gen_ram[6].ram_n_15 ),
        .mem_reg_14(\gen_ram[14].ram_n_14 ),
        .mem_reg_15(\gen_ram[2].ram_n_14 ),
        .mem_reg_16(\gen_ram[6].ram_n_14 ),
        .mem_reg_17(\gen_ram[14].ram_n_13 ),
        .mem_reg_18(\gen_ram[2].ram_n_13 ),
        .mem_reg_19(\gen_ram[6].ram_n_13 ),
        .mem_reg_2(\gen_ram[10].ram_n_34 ),
        .mem_reg_20(\gen_ram[14].ram_n_12 ),
        .mem_reg_21(\gen_ram[2].ram_n_12 ),
        .mem_reg_22(\gen_ram[6].ram_n_12 ),
        .mem_reg_23(\gen_ram[14].ram_n_11 ),
        .mem_reg_24(\gen_ram[2].ram_n_11 ),
        .mem_reg_25(\gen_ram[6].ram_n_11 ),
        .mem_reg_26(\gen_ram[14].ram_n_10 ),
        .mem_reg_27(\gen_ram[2].ram_n_10 ),
        .mem_reg_28(\gen_ram[6].ram_n_10 ),
        .mem_reg_29(\gen_ram[14].ram_n_9 ),
        .mem_reg_3(\gen_ram[10].ram_n_35 ),
        .mem_reg_30(\gen_ram[2].ram_n_9 ),
        .mem_reg_31(\gen_ram[6].ram_n_9 ),
        .mem_reg_32(\gen_ram[14].ram_n_8 ),
        .mem_reg_33(\gen_ram[2].ram_n_8 ),
        .mem_reg_34(\gen_ram[6].ram_n_8 ),
        .mem_reg_35(\gen_ram[26].ram_n_16 ),
        .mem_reg_36(\gen_ram[26].ram_n_17 ),
        .mem_reg_37(\gen_ram[26].ram_n_18 ),
        .mem_reg_38(\gen_ram[26].ram_n_19 ),
        .mem_reg_39(\gen_ram[26].ram_n_20 ),
        .mem_reg_4(\gen_ram[10].ram_n_36 ),
        .mem_reg_40(\gen_ram[26].ram_n_21 ),
        .mem_reg_41(\gen_ram[26].ram_n_22 ),
        .mem_reg_42(\gen_ram[26].ram_n_23 ),
        .mem_reg_5(\gen_ram[10].ram_n_37 ),
        .mem_reg_6(\gen_ram[10].ram_n_38 ),
        .mem_reg_7(\gen_ram[10].ram_n_39 ),
        .mem_reg_8(\p_rd_data1[11]_45 ),
        .mem_reg_9(\p_rd_data1[8]_42 ),
        .p_addr_curr1({p_addr_curr1[6:5],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg10_reg[10] (\gen_ram[10].ram_n_13 ),
        .\slv_reg10_reg[10]_0 (\gen_ram[10].ram_n_18 ),
        .\slv_reg10_reg[11] (\gen_ram[10].ram_n_12 ),
        .\slv_reg10_reg[11]_0 (\gen_ram[10].ram_n_19 ),
        .\slv_reg10_reg[12] (\gen_ram[10].ram_n_11 ),
        .\slv_reg10_reg[12]_0 (\gen_ram[10].ram_n_20 ),
        .\slv_reg10_reg[13] (\gen_ram[10].ram_n_10 ),
        .\slv_reg10_reg[13]_0 (\gen_ram[10].ram_n_21 ),
        .\slv_reg10_reg[14] (\gen_ram[10].ram_n_9 ),
        .\slv_reg10_reg[14]_0 (\gen_ram[10].ram_n_22 ),
        .\slv_reg10_reg[15] (\gen_ram[10].ram_n_8 ),
        .\slv_reg10_reg[15]_0 (\gen_ram[10].ram_n_23 ),
        .\slv_reg10_reg[8] (\gen_ram[10].ram_n_15 ),
        .\slv_reg10_reg[8]_0 (\gen_ram[10].ram_n_16 ),
        .\slv_reg10_reg[9] (\gen_ram[10].ram_n_14 ),
        .\slv_reg10_reg[9]_0 (\gen_ram[10].ram_n_17 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_4 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_17 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[0] (\gen_ram[30].ram_n_47 ),
        .\slv_reg4_reg[3] (\gen_ram[30].ram_n_46 ),
        .\slv_reg4_reg[6] (\gen_ram[30].ram_n_45 ),
        .\slv_reg4_reg[7] (\gen_ram[30].ram_n_48 ));
  design_1_data_provider_0_0_p_ram_t_1 \gen_ram[11].ram 
       (.ADDRARDADDR(\p_addr1[22]_28 [2]),
        .D(D[7:0]),
        .DOADO(\p_rd_data1[10]_44 ),
        .O(mem_reg),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[15].ram_n_23 ),
        .mem_reg_1(\gen_ram[3].ram_n_9 ),
        .mem_reg_10(\gen_ram[3].ram_n_15 ),
        .mem_reg_11(\gen_ram[7].ram_n_17 ),
        .mem_reg_12(\gen_ram[15].ram_n_15 ),
        .mem_reg_13(\gen_ram[3].ram_n_17 ),
        .mem_reg_14(\gen_ram[7].ram_n_15 ),
        .mem_reg_15(\gen_ram[15].ram_n_13 ),
        .mem_reg_16(\gen_ram[3].ram_n_19 ),
        .mem_reg_17(\gen_ram[7].ram_n_13 ),
        .mem_reg_18(\gen_ram[15].ram_n_11 ),
        .mem_reg_19(\gen_ram[3].ram_n_21 ),
        .mem_reg_2(\gen_ram[7].ram_n_23 ),
        .mem_reg_20(\gen_ram[7].ram_n_11 ),
        .mem_reg_21(\gen_ram[15].ram_n_9 ),
        .mem_reg_22(\gen_ram[3].ram_n_23 ),
        .mem_reg_23(\gen_ram[7].ram_n_9 ),
        .mem_reg_24(\p_rd_data1[9]_43 ),
        .mem_reg_25(\p_rd_data1[8]_42 ),
        .mem_reg_26(\gen_ram[27].ram_n_22 ),
        .mem_reg_27(\gen_ram[27].ram_n_20 ),
        .mem_reg_28(\gen_ram[27].ram_n_18 ),
        .mem_reg_29(\gen_ram[27].ram_n_16 ),
        .mem_reg_3(\gen_ram[15].ram_n_21 ),
        .mem_reg_30(\gen_ram[27].ram_n_14 ),
        .mem_reg_31(\gen_ram[27].ram_n_12 ),
        .mem_reg_32(\gen_ram[27].ram_n_10 ),
        .mem_reg_33(\gen_ram[27].ram_n_8 ),
        .mem_reg_4(\gen_ram[3].ram_n_11 ),
        .mem_reg_5(\gen_ram[7].ram_n_21 ),
        .mem_reg_6(\gen_ram[15].ram_n_19 ),
        .mem_reg_7(\gen_ram[3].ram_n_13 ),
        .mem_reg_8(\gen_ram[7].ram_n_19 ),
        .mem_reg_9(\gen_ram[15].ram_n_17 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg10_reg[0] (\gen_ram[11].ram_n_9 ),
        .\slv_reg10_reg[0]_0 (\gen_ram[11].ram_n_10 ),
        .\slv_reg10_reg[1] (\gen_ram[11].ram_n_11 ),
        .\slv_reg10_reg[1]_0 (\gen_ram[11].ram_n_12 ),
        .\slv_reg10_reg[2] (\gen_ram[11].ram_n_13 ),
        .\slv_reg10_reg[2]_0 (\gen_ram[11].ram_n_14 ),
        .\slv_reg10_reg[3] (\gen_ram[11].ram_n_15 ),
        .\slv_reg10_reg[3]_0 (\gen_ram[11].ram_n_16 ),
        .\slv_reg10_reg[4] (\gen_ram[11].ram_n_17 ),
        .\slv_reg10_reg[4]_0 (\gen_ram[11].ram_n_18 ),
        .\slv_reg10_reg[5] (\gen_ram[11].ram_n_19 ),
        .\slv_reg10_reg[5]_0 (\gen_ram[11].ram_n_20 ),
        .\slv_reg10_reg[6] (\gen_ram[11].ram_n_21 ),
        .\slv_reg10_reg[6]_0 (\gen_ram[11].ram_n_22 ),
        .\slv_reg10_reg[7] (\p_rd_data1[11]_45 ),
        .\slv_reg10_reg[7]_0 (\gen_ram[11].ram_n_23 ),
        .\slv_reg10_reg[7]_1 (\gen_ram[11].ram_n_24 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_5 ),
        .\slv_reg2_reg[4] (O));
  design_1_data_provider_0_0_p_ram_t_2 \gen_ram[12].ram 
       (.DOADO(\p_rd_data1[12]_46 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\p_rd_data1[13]_47 ),
        .mem_reg_1(\p_rd_data1[14]_48 ),
        .mem_reg_10(\gen_ram[4].ram_n_13 ),
        .mem_reg_11(\gen_ram[0].ram_n_13 ),
        .mem_reg_12(\gen_ram[8].ram_n_12 ),
        .mem_reg_13(\gen_ram[4].ram_n_12 ),
        .mem_reg_14(\gen_ram[0].ram_n_12 ),
        .mem_reg_15(\gen_ram[8].ram_n_11 ),
        .mem_reg_16(\gen_ram[4].ram_n_11 ),
        .mem_reg_17(\gen_ram[0].ram_n_11 ),
        .mem_reg_18(\gen_ram[8].ram_n_10 ),
        .mem_reg_19(\gen_ram[4].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[15]_49 ),
        .mem_reg_20(\gen_ram[0].ram_n_10 ),
        .mem_reg_21(\gen_ram[8].ram_n_9 ),
        .mem_reg_22(\gen_ram[4].ram_n_9 ),
        .mem_reg_23(\gen_ram[0].ram_n_9 ),
        .mem_reg_24(\gen_ram[8].ram_n_8 ),
        .mem_reg_25(\gen_ram[4].ram_n_8 ),
        .mem_reg_26(\gen_ram[0].ram_n_8 ),
        .mem_reg_27(\gen_ram[28].ram_n_17 ),
        .mem_reg_28(\gen_ram[28].ram_n_18 ),
        .mem_reg_29(\gen_ram[28].ram_n_19 ),
        .mem_reg_3(\gen_ram[8].ram_n_15 ),
        .mem_reg_30(\gen_ram[28].ram_n_20 ),
        .mem_reg_31(\gen_ram[28].ram_n_21 ),
        .mem_reg_32(\gen_ram[28].ram_n_22 ),
        .mem_reg_33(\gen_ram[28].ram_n_23 ),
        .mem_reg_34(\gen_ram[28].ram_n_24 ),
        .mem_reg_4(\gen_ram[4].ram_n_15 ),
        .mem_reg_5(\gen_ram[0].ram_n_15 ),
        .mem_reg_6(\gen_ram[8].ram_n_14 ),
        .mem_reg_7(\gen_ram[4].ram_n_14 ),
        .mem_reg_8(\gen_ram[0].ram_n_14 ),
        .mem_reg_9(\gen_ram[8].ram_n_13 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\gen_ram[20].ram_n_16 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0] ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_10 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[16] (\gen_ram[4].ram_n_32 ),
        .\slv_reg4_reg[18] (\gen_ram[4].ram_n_34 ),
        .\slv_reg4_reg[22] (\gen_ram[4].ram_n_38 ),
        .\slv_reg4_reg[25] (\gen_ram[4].ram_n_33 ),
        .\slv_reg4_reg[27] (\gen_ram[4].ram_n_35 ),
        .\slv_reg4_reg[28] (\gen_ram[4].ram_n_36 ),
        .\slv_reg4_reg[29] (\gen_ram[4].ram_n_37 ),
        .\slv_reg4_reg[31] (\gen_ram[4].ram_n_39 ),
        .\slv_reg9_reg[24] (\gen_ram[12].ram_n_15 ),
        .\slv_reg9_reg[24]_0 (\gen_ram[12].ram_n_16 ),
        .\slv_reg9_reg[25] (\gen_ram[12].ram_n_14 ),
        .\slv_reg9_reg[25]_0 (\gen_ram[12].ram_n_17 ),
        .\slv_reg9_reg[26] (\gen_ram[12].ram_n_13 ),
        .\slv_reg9_reg[26]_0 (\gen_ram[12].ram_n_18 ),
        .\slv_reg9_reg[27] (\gen_ram[12].ram_n_12 ),
        .\slv_reg9_reg[27]_0 (\gen_ram[12].ram_n_19 ),
        .\slv_reg9_reg[28] (\gen_ram[12].ram_n_11 ),
        .\slv_reg9_reg[28]_0 (\gen_ram[12].ram_n_20 ),
        .\slv_reg9_reg[29] (\gen_ram[12].ram_n_10 ),
        .\slv_reg9_reg[29]_0 (\gen_ram[12].ram_n_21 ),
        .\slv_reg9_reg[30] (\gen_ram[12].ram_n_9 ),
        .\slv_reg9_reg[30]_0 (\gen_ram[12].ram_n_22 ),
        .\slv_reg9_reg[31] (\gen_ram[12].ram_n_8 ),
        .\slv_reg9_reg[31]_0 (\gen_ram[12].ram_n_23 ),
        .\slv_reg9_reg[31]_1 (\slv_reg9_reg[31] [31:24]));
  design_1_data_provider_0_0_p_ram_t_3 \gen_ram[13].ram 
       (.DOADO(\p_rd_data1[12]_46 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[9].ram_n_9 ),
        .mem_reg_1(\gen_ram[5].ram_n_8 ),
        .mem_reg_10(\gen_ram[9].ram_n_24 ),
        .mem_reg_11(\gen_ram[5].ram_n_18 ),
        .mem_reg_12(\gen_ram[9].ram_n_27 ),
        .mem_reg_13(\gen_ram[5].ram_n_20 ),
        .mem_reg_14(\gen_ram[9].ram_n_30 ),
        .mem_reg_15(\gen_ram[5].ram_n_22 ),
        .mem_reg_16(\p_rd_data1[15]_49 ),
        .mem_reg_17(\p_rd_data1[14]_48 ),
        .mem_reg_18(\gen_ram[29].ram_n_10 ),
        .mem_reg_19(\gen_ram[29].ram_n_8 ),
        .mem_reg_2(\gen_ram[9].ram_n_12 ),
        .mem_reg_20(\gen_ram[29].ram_n_13 ),
        .mem_reg_21(\gen_ram[29].ram_n_11 ),
        .mem_reg_22(\gen_ram[29].ram_n_16 ),
        .mem_reg_23(\gen_ram[29].ram_n_14 ),
        .mem_reg_24(\gen_ram[29].ram_n_19 ),
        .mem_reg_25(\gen_ram[29].ram_n_17 ),
        .mem_reg_26(\gen_ram[29].ram_n_22 ),
        .mem_reg_27(\gen_ram[29].ram_n_20 ),
        .mem_reg_28(\gen_ram[29].ram_n_25 ),
        .mem_reg_29(\gen_ram[29].ram_n_23 ),
        .mem_reg_3(\gen_ram[5].ram_n_10 ),
        .mem_reg_30(\gen_ram[29].ram_n_28 ),
        .mem_reg_31(\gen_ram[29].ram_n_26 ),
        .mem_reg_32(\gen_ram[29].ram_n_31 ),
        .mem_reg_33(\gen_ram[29].ram_n_29 ),
        .mem_reg_4(\gen_ram[9].ram_n_15 ),
        .mem_reg_5(\gen_ram[5].ram_n_12 ),
        .mem_reg_6(\gen_ram[9].ram_n_18 ),
        .mem_reg_7(\gen_ram[5].ram_n_14 ),
        .mem_reg_8(\gen_ram[9].ram_n_21 ),
        .mem_reg_9(\gen_ram[5].ram_n_16 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[23:16]),
        .\slv_reg11_reg[16] (\gen_ram[13].ram_n_8 ),
        .\slv_reg11_reg[16]_0 (\gen_ram[13].ram_n_9 ),
        .\slv_reg11_reg[17] (\gen_ram[13].ram_n_11 ),
        .\slv_reg11_reg[17]_0 (\gen_ram[13].ram_n_12 ),
        .\slv_reg11_reg[18] (\gen_ram[13].ram_n_14 ),
        .\slv_reg11_reg[18]_0 (\gen_ram[13].ram_n_15 ),
        .\slv_reg11_reg[19] (\gen_ram[13].ram_n_17 ),
        .\slv_reg11_reg[19]_0 (\gen_ram[13].ram_n_18 ),
        .\slv_reg11_reg[20] (\gen_ram[13].ram_n_20 ),
        .\slv_reg11_reg[20]_0 (\gen_ram[13].ram_n_21 ),
        .\slv_reg11_reg[21] (\gen_ram[13].ram_n_23 ),
        .\slv_reg11_reg[21]_0 (\gen_ram[13].ram_n_24 ),
        .\slv_reg11_reg[22] (\gen_ram[13].ram_n_26 ),
        .\slv_reg11_reg[22]_0 (\gen_ram[13].ram_n_27 ),
        .\slv_reg11_reg[23] (\p_rd_data1[13]_47 ),
        .\slv_reg11_reg[23]_0 (\gen_ram[13].ram_n_29 ),
        .\slv_reg11_reg[23]_1 (\gen_ram[13].ram_n_30 ),
        .\slv_reg11_reg[23]_2 (\slv_reg11_reg[31] [23:16]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\gen_ram[29].ram_n_48 ),
        .\slv_reg2_reg[0]_0 (\gen_ram[29].ram_n_49 ),
        .\slv_reg2_reg[0]_1 (\gen_ram[29].ram_n_50 ),
        .\slv_reg2_reg[0]_2 (\gen_ram[29].ram_n_51 ),
        .\slv_reg2_reg[0]_3 (\gen_ram[29].ram_n_52 ),
        .\slv_reg2_reg[0]_4 (\gen_ram[29].ram_n_53 ),
        .\slv_reg2_reg[0]_5 (\gen_ram[29].ram_n_54 ),
        .\slv_reg2_reg[0]_6 (\gen_ram[29].ram_n_55 ),
        .\slv_reg2_reg[0]_7 (\slv_reg2_reg[0]_6 ),
        .\slv_reg2_reg[0]_8 (\slv_reg2_reg[0]_7 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg9_reg[16] (\gen_ram[13].ram_n_10 ),
        .\slv_reg9_reg[17] (\gen_ram[13].ram_n_13 ),
        .\slv_reg9_reg[18] (\gen_ram[13].ram_n_16 ),
        .\slv_reg9_reg[19] (\gen_ram[13].ram_n_19 ),
        .\slv_reg9_reg[20] (\gen_ram[13].ram_n_22 ),
        .\slv_reg9_reg[21] (\gen_ram[13].ram_n_25 ),
        .\slv_reg9_reg[22] (\gen_ram[13].ram_n_28 ),
        .\slv_reg9_reg[23] (\gen_ram[13].ram_n_31 ),
        .\slv_reg9_reg[23]_0 (\slv_reg9_reg[31] [23:16]));
  design_1_data_provider_0_0_p_ram_t_4 \gen_ram[14].ram 
       (.DOADO(\p_rd_data1[12]_46 ),
        .O(mem_reg),
        .Q({Q[31:24],Q[15:8]}),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\p_rd_data1[15]_49 ),
        .mem_reg_1(\p_rd_data1[13]_47 ),
        .mem_reg_10(\gen_ram[2].ram_n_13 ),
        .mem_reg_11(\gen_ram[10].ram_n_12 ),
        .mem_reg_12(\gen_ram[6].ram_n_12 ),
        .mem_reg_13(\gen_ram[2].ram_n_12 ),
        .mem_reg_14(\gen_ram[10].ram_n_11 ),
        .mem_reg_15(\gen_ram[6].ram_n_11 ),
        .mem_reg_16(\gen_ram[2].ram_n_11 ),
        .mem_reg_17(\gen_ram[10].ram_n_10 ),
        .mem_reg_18(\gen_ram[6].ram_n_10 ),
        .mem_reg_19(\gen_ram[2].ram_n_10 ),
        .mem_reg_2(\gen_ram[10].ram_n_15 ),
        .mem_reg_20(\gen_ram[10].ram_n_9 ),
        .mem_reg_21(\gen_ram[6].ram_n_9 ),
        .mem_reg_22(\gen_ram[2].ram_n_9 ),
        .mem_reg_23(\gen_ram[10].ram_n_8 ),
        .mem_reg_24(\gen_ram[6].ram_n_8 ),
        .mem_reg_25(\gen_ram[2].ram_n_8 ),
        .mem_reg_26(\gen_ram[30].ram_n_21 ),
        .mem_reg_27(\gen_ram[30].ram_n_22 ),
        .mem_reg_28(\gen_ram[30].ram_n_23 ),
        .mem_reg_29(\gen_ram[30].ram_n_24 ),
        .mem_reg_3(\gen_ram[6].ram_n_15 ),
        .mem_reg_30(\gen_ram[30].ram_n_25 ),
        .mem_reg_31(\gen_ram[30].ram_n_26 ),
        .mem_reg_32(\gen_ram[30].ram_n_27 ),
        .mem_reg_33(\gen_ram[30].ram_n_28 ),
        .mem_reg_4(\gen_ram[2].ram_n_15 ),
        .mem_reg_5(\gen_ram[10].ram_n_14 ),
        .mem_reg_6(\gen_ram[6].ram_n_14 ),
        .mem_reg_7(\gen_ram[2].ram_n_14 ),
        .mem_reg_8(\gen_ram[10].ram_n_13 ),
        .mem_reg_9(\gen_ram[6].ram_n_13 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_2 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_15 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[0] (\gen_ram[30].ram_n_47 ),
        .\slv_reg4_reg[17] (\gen_ram[30].ram_n_11 ),
        .\slv_reg4_reg[18] (\gen_ram[30].ram_n_10 ),
        .\slv_reg4_reg[20] (\gen_ram[30].ram_n_9 ),
        .\slv_reg4_reg[21] (\gen_ram[30].ram_n_8 ),
        .\slv_reg4_reg[3] (\gen_ram[30].ram_n_46 ),
        .\slv_reg4_reg[6] (\gen_ram[30].ram_n_45 ),
        .\slv_reg4_reg[7] (\gen_ram[30].ram_n_48 ),
        .\slv_reg9_reg[10] (\gen_ram[14].ram_n_13 ),
        .\slv_reg9_reg[10]_0 (\gen_ram[14].ram_n_18 ),
        .\slv_reg9_reg[11] (\gen_ram[14].ram_n_12 ),
        .\slv_reg9_reg[11]_0 (\gen_ram[14].ram_n_19 ),
        .\slv_reg9_reg[12] (\gen_ram[14].ram_n_11 ),
        .\slv_reg9_reg[12]_0 (\gen_ram[14].ram_n_20 ),
        .\slv_reg9_reg[13] (\gen_ram[14].ram_n_10 ),
        .\slv_reg9_reg[13]_0 (\gen_ram[14].ram_n_21 ),
        .\slv_reg9_reg[14] (\gen_ram[14].ram_n_9 ),
        .\slv_reg9_reg[14]_0 (\gen_ram[14].ram_n_22 ),
        .\slv_reg9_reg[15] (\p_rd_data1[14]_48 ),
        .\slv_reg9_reg[15]_0 (\gen_ram[14].ram_n_8 ),
        .\slv_reg9_reg[15]_1 (\gen_ram[14].ram_n_23 ),
        .\slv_reg9_reg[15]_2 (\slv_reg9_reg[31] [15:8]),
        .\slv_reg9_reg[8] (\gen_ram[14].ram_n_15 ),
        .\slv_reg9_reg[8]_0 (\gen_ram[14].ram_n_16 ),
        .\slv_reg9_reg[9] (\gen_ram[14].ram_n_14 ),
        .\slv_reg9_reg[9]_0 (\gen_ram[14].ram_n_17 ));
  design_1_data_provider_0_0_p_ram_t_5 \gen_ram[15].ram 
       (.ADDRARDADDR({\p_addr1[22]_28 ,p_addr_curr1[1]}),
        .DOADO(\p_rd_data1[12]_46 ),
        .O(mem_reg),
        .Q({Q[31:30],Q[27],Q[24:22],Q[19],Q[16:14],Q[11],Q[8:6],Q[3],Q[0]}),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[15].ram_n_32 ),
        .mem_reg_1(\gen_ram[15].ram_n_33 ),
        .mem_reg_10(\gen_ram[7].ram_n_11 ),
        .mem_reg_11(\gen_ram[3].ram_n_21 ),
        .mem_reg_12(\gen_ram[11].ram_n_20 ),
        .mem_reg_13(\gen_ram[7].ram_n_13 ),
        .mem_reg_14(\gen_ram[3].ram_n_19 ),
        .mem_reg_15(\gen_ram[11].ram_n_18 ),
        .mem_reg_16(\gen_ram[7].ram_n_15 ),
        .mem_reg_17(\gen_ram[3].ram_n_17 ),
        .mem_reg_18(\gen_ram[11].ram_n_16 ),
        .mem_reg_19(\gen_ram[7].ram_n_17 ),
        .mem_reg_2(\gen_ram[15].ram_n_34 ),
        .mem_reg_20(\gen_ram[3].ram_n_15 ),
        .mem_reg_21(\gen_ram[11].ram_n_14 ),
        .mem_reg_22(\gen_ram[7].ram_n_19 ),
        .mem_reg_23(\gen_ram[3].ram_n_13 ),
        .mem_reg_24(\gen_ram[11].ram_n_12 ),
        .mem_reg_25(\gen_ram[7].ram_n_21 ),
        .mem_reg_26(\gen_ram[3].ram_n_11 ),
        .mem_reg_27(\gen_ram[11].ram_n_10 ),
        .mem_reg_28(\gen_ram[7].ram_n_23 ),
        .mem_reg_29(\gen_ram[3].ram_n_9 ),
        .mem_reg_3(\gen_ram[15].ram_n_35 ),
        .mem_reg_30(\gen_ram[31].ram_n_20 ),
        .mem_reg_31(\gen_ram[31].ram_n_22 ),
        .mem_reg_32(\gen_ram[31].ram_n_24 ),
        .mem_reg_33(\gen_ram[31].ram_n_26 ),
        .mem_reg_34(\gen_ram[31].ram_n_28 ),
        .mem_reg_35(\gen_ram[31].ram_n_30 ),
        .mem_reg_36(\gen_ram[31].ram_n_32 ),
        .mem_reg_37(\gen_ram[31].ram_n_34 ),
        .mem_reg_4(\gen_ram[11].ram_n_24 ),
        .mem_reg_5(\gen_ram[7].ram_n_9 ),
        .mem_reg_6(\gen_ram[3].ram_n_23 ),
        .mem_reg_7(\p_rd_data1[14]_48 ),
        .mem_reg_8(\p_rd_data1[13]_47 ),
        .mem_reg_9(\gen_ram[11].ram_n_22 ),
        .p_addr_curr1({p_addr_curr1[6:5],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[1] (\gen_ram[23].ram_n_12 ),
        .\slv_reg4_reg[2] (\gen_ram[23].ram_n_11 ),
        .\slv_reg4_reg[4] (\gen_ram[23].ram_n_10 ),
        .\slv_reg4_reg[5] (\gen_ram[23].ram_n_9 ),
        .\slv_reg9_reg[0] (\gen_ram[15].ram_n_22 ),
        .\slv_reg9_reg[0]_0 (\gen_ram[15].ram_n_23 ),
        .\slv_reg9_reg[1] (\gen_ram[15].ram_n_20 ),
        .\slv_reg9_reg[1]_0 (\gen_ram[15].ram_n_21 ),
        .\slv_reg9_reg[2] (\gen_ram[15].ram_n_18 ),
        .\slv_reg9_reg[2]_0 (\gen_ram[15].ram_n_19 ),
        .\slv_reg9_reg[3] (\gen_ram[15].ram_n_16 ),
        .\slv_reg9_reg[3]_0 (\gen_ram[15].ram_n_17 ),
        .\slv_reg9_reg[4] (\gen_ram[15].ram_n_14 ),
        .\slv_reg9_reg[4]_0 (\gen_ram[15].ram_n_15 ),
        .\slv_reg9_reg[5] (\gen_ram[15].ram_n_12 ),
        .\slv_reg9_reg[5]_0 (\gen_ram[15].ram_n_13 ),
        .\slv_reg9_reg[6] (\gen_ram[15].ram_n_10 ),
        .\slv_reg9_reg[6]_0 (\gen_ram[15].ram_n_11 ),
        .\slv_reg9_reg[7] (\p_rd_data1[15]_49 ),
        .\slv_reg9_reg[7]_0 (\gen_ram[15].ram_n_8 ),
        .\slv_reg9_reg[7]_1 (\gen_ram[15].ram_n_9 ),
        .\slv_reg9_reg[7]_2 (\slv_reg9_reg[31] [7:0]));
  design_1_data_provider_0_0_p_ram_t_6 \gen_ram[16].ram 
       (.DOADO(\p_rd_data1[16]_50 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\p_rd_data1[17]_51 ),
        .mem_reg_1(\p_rd_data1[18]_52 ),
        .mem_reg_10(\gen_ram[24].ram_n_13 ),
        .mem_reg_11(\gen_ram[28].ram_n_13 ),
        .mem_reg_12(\gen_ram[20].ram_n_12 ),
        .mem_reg_13(\gen_ram[24].ram_n_12 ),
        .mem_reg_14(\gen_ram[28].ram_n_12 ),
        .mem_reg_15(\gen_ram[20].ram_n_11 ),
        .mem_reg_16(\gen_ram[24].ram_n_11 ),
        .mem_reg_17(\gen_ram[28].ram_n_11 ),
        .mem_reg_18(\gen_ram[20].ram_n_10 ),
        .mem_reg_19(\gen_ram[24].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[19]_53 ),
        .mem_reg_20(\gen_ram[28].ram_n_10 ),
        .mem_reg_21(\gen_ram[20].ram_n_9 ),
        .mem_reg_22(\gen_ram[24].ram_n_9 ),
        .mem_reg_23(\gen_ram[28].ram_n_9 ),
        .mem_reg_24(\gen_ram[20].ram_n_8 ),
        .mem_reg_25(\gen_ram[24].ram_n_8 ),
        .mem_reg_26(\gen_ram[28].ram_n_8 ),
        .mem_reg_27(\gen_ram[0].ram_n_16 ),
        .mem_reg_28(\gen_ram[0].ram_n_17 ),
        .mem_reg_29(\gen_ram[0].ram_n_18 ),
        .mem_reg_3(\gen_ram[20].ram_n_15 ),
        .mem_reg_30(\gen_ram[0].ram_n_19 ),
        .mem_reg_31(\gen_ram[0].ram_n_20 ),
        .mem_reg_32(\gen_ram[0].ram_n_21 ),
        .mem_reg_33(\gen_ram[0].ram_n_22 ),
        .mem_reg_34(\gen_ram[0].ram_n_23 ),
        .mem_reg_4(\gen_ram[24].ram_n_15 ),
        .mem_reg_5(\gen_ram[28].ram_n_15 ),
        .mem_reg_6(\gen_ram[20].ram_n_14 ),
        .mem_reg_7(\gen_ram[24].ram_n_14 ),
        .mem_reg_8(\gen_ram[28].ram_n_14 ),
        .mem_reg_9(\gen_ram[20].ram_n_13 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\gen_ram[20].ram_n_16 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_1 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_13 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[16] (\gen_ram[8].ram_n_32 ),
        .\slv_reg4_reg[17] (\gen_ram[8].ram_n_33 ),
        .\slv_reg4_reg[18] (\gen_ram[8].ram_n_34 ),
        .\slv_reg4_reg[19] (\gen_ram[8].ram_n_35 ),
        .\slv_reg4_reg[20] (\gen_ram[8].ram_n_36 ),
        .\slv_reg4_reg[21] (\gen_ram[8].ram_n_37 ),
        .\slv_reg4_reg[22] (\gen_ram[8].ram_n_38 ),
        .\slv_reg4_reg[23] (\gen_ram[8].ram_n_39 ),
        .\slv_reg8_reg[24] (\gen_ram[16].ram_n_15 ),
        .\slv_reg8_reg[24]_0 (\gen_ram[16].ram_n_16 ),
        .\slv_reg8_reg[25] (\gen_ram[16].ram_n_14 ),
        .\slv_reg8_reg[25]_0 (\gen_ram[16].ram_n_17 ),
        .\slv_reg8_reg[26] (\gen_ram[16].ram_n_13 ),
        .\slv_reg8_reg[26]_0 (\gen_ram[16].ram_n_18 ),
        .\slv_reg8_reg[27] (\gen_ram[16].ram_n_12 ),
        .\slv_reg8_reg[27]_0 (\gen_ram[16].ram_n_19 ),
        .\slv_reg8_reg[28] (\gen_ram[16].ram_n_11 ),
        .\slv_reg8_reg[28]_0 (\gen_ram[16].ram_n_20 ),
        .\slv_reg8_reg[29] (\gen_ram[16].ram_n_10 ),
        .\slv_reg8_reg[29]_0 (\gen_ram[16].ram_n_21 ),
        .\slv_reg8_reg[30] (\gen_ram[16].ram_n_9 ),
        .\slv_reg8_reg[30]_0 (\gen_ram[16].ram_n_22 ),
        .\slv_reg8_reg[31] (\gen_ram[16].ram_n_8 ),
        .\slv_reg8_reg[31]_0 (\gen_ram[16].ram_n_23 ),
        .\slv_reg8_reg[31]_1 (\slv_reg8_reg[31] [31:24]));
  design_1_data_provider_0_0_p_ram_t_7 \gen_ram[17].ram 
       (.DOADO(\p_rd_data1[16]_50 ),
        .O(mem_reg),
        .Q(Q),
        .mem_reg_0(\gen_ram[21].ram_n_9 ),
        .mem_reg_1(\gen_ram[21].ram_n_11 ),
        .mem_reg_2(\gen_ram[21].ram_n_13 ),
        .mem_reg_3(\gen_ram[21].ram_n_15 ),
        .mem_reg_4(\gen_ram[21].ram_n_17 ),
        .mem_reg_5(\gen_ram[21].ram_n_19 ),
        .mem_reg_6(\gen_ram[21].ram_n_21 ),
        .mem_reg_7(\gen_ram[21].ram_n_23 ),
        .mem_reg_8(\p_rd_data1[19]_53 ),
        .mem_reg_9(\p_rd_data1[18]_52 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg8_reg[16] (\gen_ram[17].ram_n_8 ),
        .\slv_reg8_reg[16]_0 (\gen_ram[17].ram_n_9 ),
        .\slv_reg8_reg[17] (\gen_ram[17].ram_n_10 ),
        .\slv_reg8_reg[17]_0 (\gen_ram[17].ram_n_11 ),
        .\slv_reg8_reg[18] (\gen_ram[17].ram_n_12 ),
        .\slv_reg8_reg[18]_0 (\gen_ram[17].ram_n_13 ),
        .\slv_reg8_reg[19] (\gen_ram[17].ram_n_14 ),
        .\slv_reg8_reg[19]_0 (\gen_ram[17].ram_n_15 ),
        .\slv_reg8_reg[20] (\gen_ram[17].ram_n_16 ),
        .\slv_reg8_reg[20]_0 (\gen_ram[17].ram_n_17 ),
        .\slv_reg8_reg[21] (\gen_ram[17].ram_n_18 ),
        .\slv_reg8_reg[21]_0 (\gen_ram[17].ram_n_19 ),
        .\slv_reg8_reg[22] (\gen_ram[17].ram_n_20 ),
        .\slv_reg8_reg[22]_0 (\gen_ram[17].ram_n_21 ),
        .\slv_reg8_reg[23] (\gen_ram[17].ram_n_22 ),
        .\slv_reg8_reg[23]_0 (\gen_ram[17].ram_n_23 ),
        .\slv_reg8_reg[7] (\p_rd_data1[17]_51 ));
  design_1_data_provider_0_0_p_ram_t_8 \gen_ram[18].ram 
       (.ADDRARDADDR(\p_addr1[22]_28 [4]),
        .DOADO(\p_rd_data1[16]_50 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\p_rd_data1[19]_53 ),
        .mem_reg_1(\p_rd_data1[17]_51 ),
        .mem_reg_10(\gen_ram[30].ram_n_17 ),
        .mem_reg_11(\gen_ram[22].ram_n_12 ),
        .mem_reg_12(\gen_ram[26].ram_n_12 ),
        .mem_reg_13(\gen_ram[30].ram_n_16 ),
        .mem_reg_14(\gen_ram[22].ram_n_11 ),
        .mem_reg_15(\gen_ram[26].ram_n_11 ),
        .mem_reg_16(\gen_ram[30].ram_n_15 ),
        .mem_reg_17(\gen_ram[22].ram_n_10 ),
        .mem_reg_18(\gen_ram[26].ram_n_10 ),
        .mem_reg_19(\gen_ram[30].ram_n_14 ),
        .mem_reg_2(\gen_ram[22].ram_n_15 ),
        .mem_reg_20(\gen_ram[22].ram_n_9 ),
        .mem_reg_21(\gen_ram[26].ram_n_9 ),
        .mem_reg_22(\gen_ram[30].ram_n_13 ),
        .mem_reg_23(\gen_ram[22].ram_n_8 ),
        .mem_reg_24(\gen_ram[26].ram_n_8 ),
        .mem_reg_25(\gen_ram[30].ram_n_12 ),
        .mem_reg_26(\gen_ram[2].ram_n_16 ),
        .mem_reg_27(\gen_ram[2].ram_n_17 ),
        .mem_reg_28(\gen_ram[2].ram_n_18 ),
        .mem_reg_29(\gen_ram[2].ram_n_19 ),
        .mem_reg_3(\gen_ram[26].ram_n_15 ),
        .mem_reg_30(\gen_ram[2].ram_n_20 ),
        .mem_reg_31(\gen_ram[2].ram_n_21 ),
        .mem_reg_32(\gen_ram[2].ram_n_22 ),
        .mem_reg_33(\gen_ram[2].ram_n_23 ),
        .mem_reg_4(\gen_ram[30].ram_n_19 ),
        .mem_reg_5(\gen_ram[22].ram_n_14 ),
        .mem_reg_6(\gen_ram[26].ram_n_14 ),
        .mem_reg_7(\gen_ram[30].ram_n_18 ),
        .mem_reg_8(\gen_ram[22].ram_n_13 ),
        .mem_reg_9(\gen_ram[26].ram_n_13 ),
        .p_addr_curr1({p_addr_curr1[6:4],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_4 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_18 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [3:2],p_addr_curr1[1]}),
        .\slv_reg4_reg[10] (\gen_ram[10].ram_n_34 ),
        .\slv_reg4_reg[11] (\gen_ram[10].ram_n_35 ),
        .\slv_reg4_reg[12] (\gen_ram[10].ram_n_36 ),
        .\slv_reg4_reg[13] (\gen_ram[10].ram_n_39 ),
        .\slv_reg4_reg[14] (\gen_ram[10].ram_n_37 ),
        .\slv_reg4_reg[15] (\gen_ram[10].ram_n_38 ),
        .\slv_reg4_reg[8] (\gen_ram[10].ram_n_32 ),
        .\slv_reg4_reg[9] (\gen_ram[10].ram_n_33 ),
        .\slv_reg8_reg[10] (\gen_ram[18].ram_n_14 ),
        .\slv_reg8_reg[10]_0 (\gen_ram[18].ram_n_19 ),
        .\slv_reg8_reg[11] (\gen_ram[18].ram_n_13 ),
        .\slv_reg8_reg[11]_0 (\gen_ram[18].ram_n_20 ),
        .\slv_reg8_reg[12] (\gen_ram[18].ram_n_12 ),
        .\slv_reg8_reg[12]_0 (\gen_ram[18].ram_n_21 ),
        .\slv_reg8_reg[13] (\gen_ram[18].ram_n_11 ),
        .\slv_reg8_reg[13]_0 (\gen_ram[18].ram_n_22 ),
        .\slv_reg8_reg[14] (\gen_ram[18].ram_n_10 ),
        .\slv_reg8_reg[14]_0 (\gen_ram[18].ram_n_23 ),
        .\slv_reg8_reg[15] (\p_rd_data1[18]_52 ),
        .\slv_reg8_reg[15]_0 (\gen_ram[18].ram_n_9 ),
        .\slv_reg8_reg[15]_1 (\gen_ram[18].ram_n_24 ),
        .\slv_reg8_reg[15]_2 (\slv_reg8_reg[31] [15:8]),
        .\slv_reg8_reg[8] (\gen_ram[18].ram_n_16 ),
        .\slv_reg8_reg[8]_0 (\gen_ram[18].ram_n_17 ),
        .\slv_reg8_reg[9] (\gen_ram[18].ram_n_15 ),
        .\slv_reg8_reg[9]_0 (\gen_ram[18].ram_n_18 ));
  design_1_data_provider_0_0_p_ram_t_9 \gen_ram[19].ram 
       (.DOADO(\p_rd_data1[16]_50 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[23].ram_n_28 ),
        .mem_reg_1(\gen_ram[27].ram_n_9 ),
        .mem_reg_10(\gen_ram[27].ram_n_15 ),
        .mem_reg_11(\gen_ram[31].ram_n_29 ),
        .mem_reg_12(\gen_ram[23].ram_n_20 ),
        .mem_reg_13(\gen_ram[27].ram_n_17 ),
        .mem_reg_14(\gen_ram[31].ram_n_27 ),
        .mem_reg_15(\gen_ram[23].ram_n_18 ),
        .mem_reg_16(\gen_ram[27].ram_n_19 ),
        .mem_reg_17(\gen_ram[31].ram_n_25 ),
        .mem_reg_18(\gen_ram[23].ram_n_16 ),
        .mem_reg_19(\gen_ram[27].ram_n_21 ),
        .mem_reg_2(\gen_ram[31].ram_n_35 ),
        .mem_reg_20(\gen_ram[31].ram_n_23 ),
        .mem_reg_21(\gen_ram[23].ram_n_14 ),
        .mem_reg_22(\gen_ram[27].ram_n_23 ),
        .mem_reg_23(\gen_ram[31].ram_n_21 ),
        .mem_reg_24(\p_rd_data1[18]_52 ),
        .mem_reg_25(\p_rd_data1[17]_51 ),
        .mem_reg_26(\gen_ram[3].ram_n_8 ),
        .mem_reg_27(\gen_ram[3].ram_n_10 ),
        .mem_reg_28(\gen_ram[3].ram_n_12 ),
        .mem_reg_29(\gen_ram[3].ram_n_14 ),
        .mem_reg_3(\gen_ram[23].ram_n_26 ),
        .mem_reg_30(\gen_ram[3].ram_n_16 ),
        .mem_reg_31(\gen_ram[3].ram_n_18 ),
        .mem_reg_32(\gen_ram[3].ram_n_20 ),
        .mem_reg_33(\gen_ram[3].ram_n_22 ),
        .mem_reg_4(\gen_ram[27].ram_n_11 ),
        .mem_reg_5(\gen_ram[31].ram_n_33 ),
        .mem_reg_6(\gen_ram[23].ram_n_24 ),
        .mem_reg_7(\gen_ram[27].ram_n_13 ),
        .mem_reg_8(\gen_ram[31].ram_n_31 ),
        .mem_reg_9(\gen_ram[23].ram_n_22 ),
        .p_addr_curr1({p_addr_curr1[6:3],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_14 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [2],p_addr_curr1[1]}),
        .\slv_reg4_reg[0] (\gen_ram[15].ram_n_34 ),
        .\slv_reg4_reg[1] (\gen_ram[23].ram_n_12 ),
        .\slv_reg4_reg[2] (\gen_ram[23].ram_n_11 ),
        .\slv_reg4_reg[3] (\gen_ram[15].ram_n_33 ),
        .\slv_reg4_reg[4] (\gen_ram[23].ram_n_10 ),
        .\slv_reg4_reg[5] (\gen_ram[23].ram_n_9 ),
        .\slv_reg4_reg[6] (\gen_ram[15].ram_n_32 ),
        .\slv_reg4_reg[7] (\gen_ram[15].ram_n_35 ),
        .\slv_reg8_reg[0] (\gen_ram[19].ram_n_8 ),
        .\slv_reg8_reg[0]_0 (\gen_ram[19].ram_n_9 ),
        .\slv_reg8_reg[1] (\gen_ram[19].ram_n_10 ),
        .\slv_reg8_reg[1]_0 (\gen_ram[19].ram_n_11 ),
        .\slv_reg8_reg[2] (\gen_ram[19].ram_n_12 ),
        .\slv_reg8_reg[2]_0 (\gen_ram[19].ram_n_13 ),
        .\slv_reg8_reg[3] (\gen_ram[19].ram_n_14 ),
        .\slv_reg8_reg[3]_0 (\gen_ram[19].ram_n_15 ),
        .\slv_reg8_reg[4] (\gen_ram[19].ram_n_16 ),
        .\slv_reg8_reg[4]_0 (\gen_ram[19].ram_n_17 ),
        .\slv_reg8_reg[5] (\gen_ram[19].ram_n_18 ),
        .\slv_reg8_reg[5]_0 (\gen_ram[19].ram_n_19 ),
        .\slv_reg8_reg[6] (\gen_ram[19].ram_n_20 ),
        .\slv_reg8_reg[6]_0 (\gen_ram[19].ram_n_21 ),
        .\slv_reg8_reg[7] (\p_rd_data1[19]_53 ),
        .\slv_reg8_reg[7]_0 (\gen_ram[19].ram_n_22 ),
        .\slv_reg8_reg[7]_1 (\gen_ram[19].ram_n_23 ),
        .\slv_reg8_reg[7]_2 (\slv_reg8_reg[31] [7:0]));
  design_1_data_provider_0_0_p_ram_t_10 \gen_ram[1].ram 
       (.DOADO(\p_rd_data1[0]_34 ),
        .O(mem_reg),
        .Q(Q),
        .mem_reg_0(\gen_ram[5].ram_n_9 ),
        .mem_reg_1(\gen_ram[5].ram_n_11 ),
        .mem_reg_2(\gen_ram[5].ram_n_13 ),
        .mem_reg_3(\gen_ram[5].ram_n_15 ),
        .mem_reg_4(\gen_ram[5].ram_n_17 ),
        .mem_reg_5(\gen_ram[5].ram_n_19 ),
        .mem_reg_6(\gen_ram[5].ram_n_21 ),
        .mem_reg_7(\gen_ram[5].ram_n_23 ),
        .mem_reg_8(\p_rd_data1[3]_37 ),
        .mem_reg_9(\p_rd_data1[2]_36 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg12_reg[16] (\gen_ram[1].ram_n_8 ),
        .\slv_reg12_reg[16]_0 (\gen_ram[1].ram_n_9 ),
        .\slv_reg12_reg[17] (\gen_ram[1].ram_n_10 ),
        .\slv_reg12_reg[17]_0 (\gen_ram[1].ram_n_11 ),
        .\slv_reg12_reg[18] (\gen_ram[1].ram_n_12 ),
        .\slv_reg12_reg[18]_0 (\gen_ram[1].ram_n_13 ),
        .\slv_reg12_reg[19] (\gen_ram[1].ram_n_14 ),
        .\slv_reg12_reg[19]_0 (\gen_ram[1].ram_n_15 ),
        .\slv_reg12_reg[20] (\gen_ram[1].ram_n_16 ),
        .\slv_reg12_reg[20]_0 (\gen_ram[1].ram_n_17 ),
        .\slv_reg12_reg[21] (\gen_ram[1].ram_n_18 ),
        .\slv_reg12_reg[21]_0 (\gen_ram[1].ram_n_19 ),
        .\slv_reg12_reg[22] (\gen_ram[1].ram_n_20 ),
        .\slv_reg12_reg[22]_0 (\gen_ram[1].ram_n_21 ),
        .\slv_reg12_reg[23] (\gen_ram[1].ram_n_22 ),
        .\slv_reg12_reg[23]_0 (\gen_ram[1].ram_n_23 ),
        .\slv_reg12_reg[7] (\p_rd_data1[1]_35 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[4] (O));
  design_1_data_provider_0_0_p_ram_t_11 \gen_ram[20].ram 
       (.DOADO(\p_rd_data1[20]_54 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg_0),
        .axi_wready_reg_0(axi_wready_reg),
        .mem_reg_0(\gen_ram[20].ram_n_16 ),
        .mem_reg_1(\p_rd_data1[21]_55 ),
        .mem_reg_10(\gen_ram[16].ram_n_13 ),
        .mem_reg_11(\gen_ram[28].ram_n_13 ),
        .mem_reg_12(\gen_ram[24].ram_n_13 ),
        .mem_reg_13(\gen_ram[16].ram_n_12 ),
        .mem_reg_14(\gen_ram[28].ram_n_12 ),
        .mem_reg_15(\gen_ram[24].ram_n_12 ),
        .mem_reg_16(\gen_ram[16].ram_n_11 ),
        .mem_reg_17(\gen_ram[28].ram_n_11 ),
        .mem_reg_18(\gen_ram[24].ram_n_11 ),
        .mem_reg_19(\gen_ram[16].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[22]_56 ),
        .mem_reg_20(\gen_ram[28].ram_n_10 ),
        .mem_reg_21(\gen_ram[24].ram_n_10 ),
        .mem_reg_22(\gen_ram[16].ram_n_9 ),
        .mem_reg_23(\gen_ram[28].ram_n_9 ),
        .mem_reg_24(\gen_ram[24].ram_n_9 ),
        .mem_reg_25(\gen_ram[16].ram_n_8 ),
        .mem_reg_26(\gen_ram[28].ram_n_8 ),
        .mem_reg_27(\gen_ram[24].ram_n_8 ),
        .mem_reg_28(\gen_ram[4].ram_n_16 ),
        .mem_reg_29(\gen_ram[4].ram_n_17 ),
        .mem_reg_3(\p_rd_data1[23]_57 ),
        .mem_reg_30(\gen_ram[4].ram_n_18 ),
        .mem_reg_31(\gen_ram[4].ram_n_19 ),
        .mem_reg_32(\gen_ram[4].ram_n_20 ),
        .mem_reg_33(\gen_ram[4].ram_n_21 ),
        .mem_reg_34(\gen_ram[4].ram_n_22 ),
        .mem_reg_35(\gen_ram[4].ram_n_23 ),
        .mem_reg_4(\gen_ram[16].ram_n_15 ),
        .mem_reg_5(\gen_ram[28].ram_n_15 ),
        .mem_reg_6(\gen_ram[24].ram_n_15 ),
        .mem_reg_7(\gen_ram[16].ram_n_14 ),
        .mem_reg_8(\gen_ram[28].ram_n_14 ),
        .mem_reg_9(\gen_ram[24].ram_n_14 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0] ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_11 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[16] (\gen_ram[4].ram_n_32 ),
        .\slv_reg4_reg[18] (\gen_ram[4].ram_n_34 ),
        .\slv_reg4_reg[22] (\gen_ram[4].ram_n_38 ),
        .\slv_reg4_reg[25] (\gen_ram[4].ram_n_33 ),
        .\slv_reg4_reg[27] (\gen_ram[4].ram_n_35 ),
        .\slv_reg4_reg[28] (\gen_ram[4].ram_n_36 ),
        .\slv_reg4_reg[29] (\gen_ram[4].ram_n_37 ),
        .\slv_reg4_reg[31] (\gen_ram[4].ram_n_39 ),
        .\slv_reg7_reg[24] (\gen_ram[20].ram_n_15 ),
        .\slv_reg7_reg[24]_0 (\gen_ram[20].ram_n_17 ),
        .\slv_reg7_reg[25] (\gen_ram[20].ram_n_14 ),
        .\slv_reg7_reg[25]_0 (\gen_ram[20].ram_n_18 ),
        .\slv_reg7_reg[26] (\gen_ram[20].ram_n_13 ),
        .\slv_reg7_reg[26]_0 (\gen_ram[20].ram_n_19 ),
        .\slv_reg7_reg[27] (\gen_ram[20].ram_n_12 ),
        .\slv_reg7_reg[27]_0 (\gen_ram[20].ram_n_20 ),
        .\slv_reg7_reg[28] (\gen_ram[20].ram_n_11 ),
        .\slv_reg7_reg[28]_0 (\gen_ram[20].ram_n_21 ),
        .\slv_reg7_reg[29] (\gen_ram[20].ram_n_10 ),
        .\slv_reg7_reg[29]_0 (\gen_ram[20].ram_n_22 ),
        .\slv_reg7_reg[30] (\gen_ram[20].ram_n_9 ),
        .\slv_reg7_reg[30]_0 (\gen_ram[20].ram_n_23 ),
        .\slv_reg7_reg[31] (\gen_ram[20].ram_n_8 ),
        .\slv_reg7_reg[31]_0 (\gen_ram[20].ram_n_24 ),
        .\slv_reg7_reg[31]_1 (\slv_reg7_reg[31] [31:24]));
  design_1_data_provider_0_0_p_ram_t_12 \gen_ram[21].ram 
       (.DOADO(\p_rd_data1[20]_54 ),
        .O(mem_reg),
        .Q(Q),
        .mem_reg_0(\gen_ram[21].ram_n_24 ),
        .mem_reg_1(\gen_ram[21].ram_n_25 ),
        .mem_reg_10(\gen_ram[17].ram_n_13 ),
        .mem_reg_11(\gen_ram[17].ram_n_15 ),
        .mem_reg_12(\gen_ram[17].ram_n_17 ),
        .mem_reg_13(\gen_ram[17].ram_n_19 ),
        .mem_reg_14(\gen_ram[17].ram_n_21 ),
        .mem_reg_15(\gen_ram[17].ram_n_23 ),
        .mem_reg_16(\p_rd_data1[23]_57 ),
        .mem_reg_17(\p_rd_data1[22]_56 ),
        .mem_reg_2(\gen_ram[21].ram_n_26 ),
        .mem_reg_3(\gen_ram[21].ram_n_27 ),
        .mem_reg_4(\gen_ram[21].ram_n_28 ),
        .mem_reg_5(\gen_ram[21].ram_n_29 ),
        .mem_reg_6(\gen_ram[21].ram_n_30 ),
        .mem_reg_7(\gen_ram[21].ram_n_31 ),
        .mem_reg_8(\gen_ram[17].ram_n_9 ),
        .mem_reg_9(\gen_ram[17].ram_n_11 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg7_reg[16] (\gen_ram[21].ram_n_8 ),
        .\slv_reg7_reg[16]_0 (\gen_ram[21].ram_n_9 ),
        .\slv_reg7_reg[17] (\gen_ram[21].ram_n_10 ),
        .\slv_reg7_reg[17]_0 (\gen_ram[21].ram_n_11 ),
        .\slv_reg7_reg[18] (\gen_ram[21].ram_n_12 ),
        .\slv_reg7_reg[18]_0 (\gen_ram[21].ram_n_13 ),
        .\slv_reg7_reg[19] (\gen_ram[21].ram_n_14 ),
        .\slv_reg7_reg[19]_0 (\gen_ram[21].ram_n_15 ),
        .\slv_reg7_reg[20] (\gen_ram[21].ram_n_16 ),
        .\slv_reg7_reg[20]_0 (\gen_ram[21].ram_n_17 ),
        .\slv_reg7_reg[21] (\gen_ram[21].ram_n_18 ),
        .\slv_reg7_reg[21]_0 (\gen_ram[21].ram_n_19 ),
        .\slv_reg7_reg[22] (\gen_ram[21].ram_n_20 ),
        .\slv_reg7_reg[22]_0 (\gen_ram[21].ram_n_21 ),
        .\slv_reg7_reg[23] (\gen_ram[21].ram_n_22 ),
        .\slv_reg7_reg[23]_0 (\gen_ram[21].ram_n_23 ),
        .\slv_reg7_reg[7] (\p_rd_data1[21]_55 ));
  design_1_data_provider_0_0_p_ram_t_13 \gen_ram[22].ram 
       (.ADDRARDADDR({\p_addr1[22]_28 ,p_addr_curr1[1]}),
        .DOADO(\p_rd_data1[20]_54 ),
        .O(mem_reg),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\p_rd_data1[23]_57 ),
        .mem_reg_1(\p_rd_data1[21]_55 ),
        .mem_reg_10(\gen_ram[26].ram_n_13 ),
        .mem_reg_11(\gen_ram[18].ram_n_13 ),
        .mem_reg_12(\gen_ram[30].ram_n_16 ),
        .mem_reg_13(\gen_ram[26].ram_n_12 ),
        .mem_reg_14(\gen_ram[18].ram_n_12 ),
        .mem_reg_15(\gen_ram[30].ram_n_15 ),
        .mem_reg_16(\gen_ram[26].ram_n_11 ),
        .mem_reg_17(\gen_ram[18].ram_n_11 ),
        .mem_reg_18(\gen_ram[30].ram_n_14 ),
        .mem_reg_19(\gen_ram[26].ram_n_10 ),
        .mem_reg_2(\gen_ram[18].ram_n_16 ),
        .mem_reg_20(\gen_ram[18].ram_n_10 ),
        .mem_reg_21(\gen_ram[30].ram_n_13 ),
        .mem_reg_22(\gen_ram[26].ram_n_9 ),
        .mem_reg_23(\gen_ram[18].ram_n_9 ),
        .mem_reg_24(\gen_ram[30].ram_n_12 ),
        .mem_reg_25(\gen_ram[26].ram_n_8 ),
        .mem_reg_26(\gen_ram[6].ram_n_17 ),
        .mem_reg_27(\gen_ram[6].ram_n_18 ),
        .mem_reg_28(\gen_ram[6].ram_n_19 ),
        .mem_reg_29(\gen_ram[6].ram_n_20 ),
        .mem_reg_3(\gen_ram[30].ram_n_19 ),
        .mem_reg_30(\gen_ram[6].ram_n_21 ),
        .mem_reg_31(\gen_ram[6].ram_n_22 ),
        .mem_reg_32(\gen_ram[6].ram_n_23 ),
        .mem_reg_33(\gen_ram[6].ram_n_24 ),
        .mem_reg_4(\gen_ram[26].ram_n_15 ),
        .mem_reg_5(\gen_ram[18].ram_n_15 ),
        .mem_reg_6(\gen_ram[30].ram_n_18 ),
        .mem_reg_7(\gen_ram[26].ram_n_14 ),
        .mem_reg_8(\gen_ram[18].ram_n_14 ),
        .mem_reg_9(\gen_ram[30].ram_n_17 ),
        .p_addr_curr1({p_addr_curr1[6:5],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (\slv_reg2_reg[0]_2 ),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_16 ),
        .\slv_reg2_reg[4] (O),
        .\slv_reg4_reg[10] (\gen_ram[30].ram_n_39 ),
        .\slv_reg4_reg[11] (\gen_ram[30].ram_n_40 ),
        .\slv_reg4_reg[12] (\gen_ram[30].ram_n_41 ),
        .\slv_reg4_reg[13] (\gen_ram[30].ram_n_42 ),
        .\slv_reg4_reg[14] (\gen_ram[30].ram_n_43 ),
        .\slv_reg4_reg[15] (\gen_ram[30].ram_n_44 ),
        .\slv_reg4_reg[8] (\gen_ram[30].ram_n_37 ),
        .\slv_reg4_reg[9] (\gen_ram[30].ram_n_38 ),
        .\slv_reg7_reg[10] (\gen_ram[22].ram_n_13 ),
        .\slv_reg7_reg[10]_0 (\gen_ram[22].ram_n_18 ),
        .\slv_reg7_reg[11] (\gen_ram[22].ram_n_12 ),
        .\slv_reg7_reg[11]_0 (\gen_ram[22].ram_n_19 ),
        .\slv_reg7_reg[12] (\gen_ram[22].ram_n_11 ),
        .\slv_reg7_reg[12]_0 (\gen_ram[22].ram_n_20 ),
        .\slv_reg7_reg[13] (\gen_ram[22].ram_n_10 ),
        .\slv_reg7_reg[13]_0 (\gen_ram[22].ram_n_21 ),
        .\slv_reg7_reg[14] (\gen_ram[22].ram_n_9 ),
        .\slv_reg7_reg[14]_0 (\gen_ram[22].ram_n_22 ),
        .\slv_reg7_reg[15] (\p_rd_data1[22]_56 ),
        .\slv_reg7_reg[15]_0 (\gen_ram[22].ram_n_8 ),
        .\slv_reg7_reg[15]_1 (\gen_ram[22].ram_n_23 ),
        .\slv_reg7_reg[15]_2 (\slv_reg7_reg[31] [15:8]),
        .\slv_reg7_reg[8] (\gen_ram[22].ram_n_15 ),
        .\slv_reg7_reg[8]_0 (\gen_ram[22].ram_n_16 ),
        .\slv_reg7_reg[9] (\gen_ram[22].ram_n_14 ),
        .\slv_reg7_reg[9]_0 (\gen_ram[22].ram_n_17 ));
  design_1_data_provider_0_0_p_ram_t_14 \gen_ram[23].ram 
       (.ADDRARDADDR(\p_addr1[22]_28 [3]),
        .DOADO(\p_rd_data1[20]_54 ),
        .O({p_addr_curr1[0],O}),
        .Q({Q[29:28],Q[26:25],Q[21:20],Q[18:17],Q[13:12],Q[10:9],Q[5:4],Q[2:1]}),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[23].ram_n_9 ),
        .mem_reg_1(\gen_ram[23].ram_n_10 ),
        .mem_reg_10(\gen_ram[31].ram_n_23 ),
        .mem_reg_11(\gen_ram[27].ram_n_21 ),
        .mem_reg_12(\gen_ram[19].ram_n_19 ),
        .mem_reg_13(\gen_ram[31].ram_n_25 ),
        .mem_reg_14(\gen_ram[27].ram_n_19 ),
        .mem_reg_15(\gen_ram[19].ram_n_17 ),
        .mem_reg_16(\gen_ram[31].ram_n_27 ),
        .mem_reg_17(\gen_ram[27].ram_n_17 ),
        .mem_reg_18(\gen_ram[19].ram_n_15 ),
        .mem_reg_19(\gen_ram[31].ram_n_29 ),
        .mem_reg_2(\gen_ram[23].ram_n_11 ),
        .mem_reg_20(\gen_ram[27].ram_n_15 ),
        .mem_reg_21(\gen_ram[19].ram_n_13 ),
        .mem_reg_22(\gen_ram[31].ram_n_31 ),
        .mem_reg_23(\gen_ram[27].ram_n_13 ),
        .mem_reg_24(\gen_ram[19].ram_n_11 ),
        .mem_reg_25(\gen_ram[31].ram_n_33 ),
        .mem_reg_26(\gen_ram[27].ram_n_11 ),
        .mem_reg_27(\gen_ram[19].ram_n_9 ),
        .mem_reg_28(\gen_ram[31].ram_n_35 ),
        .mem_reg_29(\gen_ram[27].ram_n_9 ),
        .mem_reg_3(\gen_ram[23].ram_n_12 ),
        .mem_reg_30(\gen_ram[7].ram_n_22 ),
        .mem_reg_31(\gen_ram[7].ram_n_20 ),
        .mem_reg_32(\gen_ram[7].ram_n_18 ),
        .mem_reg_33(\gen_ram[7].ram_n_16 ),
        .mem_reg_34(\gen_ram[7].ram_n_14 ),
        .mem_reg_35(\gen_ram[7].ram_n_12 ),
        .mem_reg_36(\gen_ram[7].ram_n_10 ),
        .mem_reg_37(\gen_ram[7].ram_n_8 ),
        .mem_reg_4(\gen_ram[19].ram_n_23 ),
        .mem_reg_5(\gen_ram[31].ram_n_21 ),
        .mem_reg_6(\gen_ram[27].ram_n_23 ),
        .mem_reg_7(\p_rd_data1[22]_56 ),
        .mem_reg_8(\p_rd_data1[21]_55 ),
        .mem_reg_9(\gen_ram[19].ram_n_21 ),
        .p_addr_curr1(p_addr_curr1[6:3]),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [2],p_addr_curr1[1]}),
        .\slv_reg4_reg[0] (\gen_ram[15].ram_n_34 ),
        .\slv_reg4_reg[3] (\gen_ram[15].ram_n_33 ),
        .\slv_reg4_reg[6] (\gen_ram[15].ram_n_32 ),
        .\slv_reg4_reg[7] (\gen_ram[15].ram_n_35 ),
        .\slv_reg7_reg[0] (\gen_ram[23].ram_n_27 ),
        .\slv_reg7_reg[0]_0 (\gen_ram[23].ram_n_28 ),
        .\slv_reg7_reg[1] (\gen_ram[23].ram_n_25 ),
        .\slv_reg7_reg[1]_0 (\gen_ram[23].ram_n_26 ),
        .\slv_reg7_reg[2] (\gen_ram[23].ram_n_23 ),
        .\slv_reg7_reg[2]_0 (\gen_ram[23].ram_n_24 ),
        .\slv_reg7_reg[3] (\gen_ram[23].ram_n_21 ),
        .\slv_reg7_reg[3]_0 (\gen_ram[23].ram_n_22 ),
        .\slv_reg7_reg[4] (\gen_ram[23].ram_n_19 ),
        .\slv_reg7_reg[4]_0 (\gen_ram[23].ram_n_20 ),
        .\slv_reg7_reg[5] (\gen_ram[23].ram_n_17 ),
        .\slv_reg7_reg[5]_0 (\gen_ram[23].ram_n_18 ),
        .\slv_reg7_reg[6] (\gen_ram[23].ram_n_15 ),
        .\slv_reg7_reg[6]_0 (\gen_ram[23].ram_n_16 ),
        .\slv_reg7_reg[7] (\p_rd_data1[23]_57 ),
        .\slv_reg7_reg[7]_0 (\gen_ram[23].ram_n_13 ),
        .\slv_reg7_reg[7]_1 (\gen_ram[23].ram_n_14 ),
        .\slv_reg7_reg[7]_2 (\slv_reg7_reg[31] [7:0]));
  design_1_data_provider_0_0_p_ram_t_15 \gen_ram[24].ram 
       (.DOADO(\p_rd_data1[24]_58 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[24].ram_n_16 ),
        .mem_reg_1(\p_rd_data1[25]_59 ),
        .mem_reg_10(\gen_ram[28].ram_n_13 ),
        .mem_reg_11(\gen_ram[16].ram_n_13 ),
        .mem_reg_12(\gen_ram[20].ram_n_13 ),
        .mem_reg_13(\gen_ram[28].ram_n_12 ),
        .mem_reg_14(\gen_ram[16].ram_n_12 ),
        .mem_reg_15(\gen_ram[20].ram_n_12 ),
        .mem_reg_16(\gen_ram[28].ram_n_11 ),
        .mem_reg_17(\gen_ram[16].ram_n_11 ),
        .mem_reg_18(\gen_ram[20].ram_n_11 ),
        .mem_reg_19(\gen_ram[28].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[26]_60 ),
        .mem_reg_20(\gen_ram[16].ram_n_10 ),
        .mem_reg_21(\gen_ram[20].ram_n_10 ),
        .mem_reg_22(\gen_ram[28].ram_n_9 ),
        .mem_reg_23(\gen_ram[16].ram_n_9 ),
        .mem_reg_24(\gen_ram[20].ram_n_9 ),
        .mem_reg_25(\gen_ram[28].ram_n_8 ),
        .mem_reg_26(\gen_ram[16].ram_n_8 ),
        .mem_reg_27(\gen_ram[20].ram_n_8 ),
        .mem_reg_28(\gen_ram[8].ram_n_16 ),
        .mem_reg_29(\gen_ram[8].ram_n_17 ),
        .mem_reg_3(\p_rd_data1[27]_61 ),
        .mem_reg_30(\gen_ram[8].ram_n_18 ),
        .mem_reg_31(\gen_ram[8].ram_n_19 ),
        .mem_reg_32(\gen_ram[8].ram_n_20 ),
        .mem_reg_33(\gen_ram[8].ram_n_21 ),
        .mem_reg_34(\gen_ram[8].ram_n_22 ),
        .mem_reg_35(\gen_ram[8].ram_n_23 ),
        .mem_reg_4(\gen_ram[28].ram_n_15 ),
        .mem_reg_5(\gen_ram[16].ram_n_15 ),
        .mem_reg_6(\gen_ram[20].ram_n_15 ),
        .mem_reg_7(\gen_ram[28].ram_n_14 ),
        .mem_reg_8(\gen_ram[16].ram_n_14 ),
        .mem_reg_9(\gen_ram[20].ram_n_14 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg1_reg[31] (\slv_reg1_reg[31] ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\gen_ram[28].ram_n_16 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_1 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_3 (\slv_reg2_reg[0]_12 ),
        .\slv_reg4_reg[16] (\gen_ram[8].ram_n_32 ),
        .\slv_reg4_reg[17] (\gen_ram[8].ram_n_33 ),
        .\slv_reg4_reg[18] (\gen_ram[8].ram_n_34 ),
        .\slv_reg4_reg[19] (\gen_ram[8].ram_n_35 ),
        .\slv_reg4_reg[20] (\gen_ram[8].ram_n_36 ),
        .\slv_reg4_reg[21] (\gen_ram[8].ram_n_37 ),
        .\slv_reg4_reg[22] (\gen_ram[8].ram_n_38 ),
        .\slv_reg4_reg[23] (\gen_ram[8].ram_n_39 ),
        .\slv_reg6_reg[24] (\gen_ram[24].ram_n_15 ),
        .\slv_reg6_reg[24]_0 (\gen_ram[24].ram_n_17 ),
        .\slv_reg6_reg[25] (\gen_ram[24].ram_n_14 ),
        .\slv_reg6_reg[25]_0 (\gen_ram[24].ram_n_18 ),
        .\slv_reg6_reg[26] (\gen_ram[24].ram_n_13 ),
        .\slv_reg6_reg[26]_0 (\gen_ram[24].ram_n_19 ),
        .\slv_reg6_reg[27] (\gen_ram[24].ram_n_12 ),
        .\slv_reg6_reg[27]_0 (\gen_ram[24].ram_n_20 ),
        .\slv_reg6_reg[28] (\gen_ram[24].ram_n_11 ),
        .\slv_reg6_reg[28]_0 (\gen_ram[24].ram_n_21 ),
        .\slv_reg6_reg[29] (\gen_ram[24].ram_n_10 ),
        .\slv_reg6_reg[29]_0 (\gen_ram[24].ram_n_22 ),
        .\slv_reg6_reg[30] (\gen_ram[24].ram_n_9 ),
        .\slv_reg6_reg[30]_0 (\gen_ram[24].ram_n_23 ),
        .\slv_reg6_reg[31] (\gen_ram[24].ram_n_8 ),
        .\slv_reg6_reg[31]_0 (\gen_ram[24].ram_n_24 ),
        .\slv_reg6_reg[31]_1 (\slv_reg6_reg[31] [31:24]));
  design_1_data_provider_0_0_p_ram_t_16 \gen_ram[25].ram 
       (.DOADO(\p_rd_data1[24]_58 ),
        .O(O),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_0),
        .axi_wready_reg_0(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[25].ram_n_48 ),
        .mem_reg_1(\gen_ram[25].ram_n_49 ),
        .mem_reg_10(\gen_ram[29].ram_n_12 ),
        .mem_reg_11(\gen_ram[17].ram_n_10 ),
        .mem_reg_12(\gen_ram[29].ram_n_15 ),
        .mem_reg_13(\gen_ram[17].ram_n_12 ),
        .mem_reg_14(\gen_ram[29].ram_n_18 ),
        .mem_reg_15(\gen_ram[17].ram_n_14 ),
        .mem_reg_16(\gen_ram[29].ram_n_21 ),
        .mem_reg_17(\gen_ram[17].ram_n_16 ),
        .mem_reg_18(\gen_ram[29].ram_n_24 ),
        .mem_reg_19(\gen_ram[17].ram_n_18 ),
        .mem_reg_2(\gen_ram[25].ram_n_50 ),
        .mem_reg_20(\gen_ram[29].ram_n_27 ),
        .mem_reg_21(\gen_ram[17].ram_n_20 ),
        .mem_reg_22(\gen_ram[29].ram_n_30 ),
        .mem_reg_23(\gen_ram[17].ram_n_22 ),
        .mem_reg_24(\p_rd_data1[27]_61 ),
        .mem_reg_25(\p_rd_data1[26]_60 ),
        .mem_reg_26(\gen_ram[9].ram_n_10 ),
        .mem_reg_27(\gen_ram[9].ram_n_8 ),
        .mem_reg_28(\gen_ram[9].ram_n_13 ),
        .mem_reg_29(\gen_ram[9].ram_n_11 ),
        .mem_reg_3(\gen_ram[25].ram_n_51 ),
        .mem_reg_30(\gen_ram[9].ram_n_16 ),
        .mem_reg_31(\gen_ram[9].ram_n_14 ),
        .mem_reg_32(\gen_ram[9].ram_n_19 ),
        .mem_reg_33(\gen_ram[9].ram_n_17 ),
        .mem_reg_34(\gen_ram[9].ram_n_22 ),
        .mem_reg_35(\gen_ram[9].ram_n_20 ),
        .mem_reg_36(\gen_ram[9].ram_n_25 ),
        .mem_reg_37(\gen_ram[9].ram_n_23 ),
        .mem_reg_38(\gen_ram[9].ram_n_28 ),
        .mem_reg_39(\gen_ram[9].ram_n_26 ),
        .mem_reg_4(\gen_ram[25].ram_n_52 ),
        .mem_reg_40(\gen_ram[9].ram_n_31 ),
        .mem_reg_41(\gen_ram[9].ram_n_29 ),
        .mem_reg_5(\gen_ram[25].ram_n_53 ),
        .mem_reg_6(\gen_ram[25].ram_n_54 ),
        .mem_reg_7(\gen_ram[25].ram_n_55 ),
        .mem_reg_8(\gen_ram[29].ram_n_9 ),
        .mem_reg_9(\gen_ram[17].ram_n_8 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[23:16]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_8 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_9 ),
        .\slv_reg6_reg[16] (\gen_ram[25].ram_n_10 ),
        .\slv_reg6_reg[17] (\gen_ram[25].ram_n_13 ),
        .\slv_reg6_reg[18] (\gen_ram[25].ram_n_16 ),
        .\slv_reg6_reg[19] (\gen_ram[25].ram_n_19 ),
        .\slv_reg6_reg[20] (\gen_ram[25].ram_n_22 ),
        .\slv_reg6_reg[21] (\gen_ram[25].ram_n_25 ),
        .\slv_reg6_reg[22] (\gen_ram[25].ram_n_28 ),
        .\slv_reg6_reg[23] (\gen_ram[25].ram_n_31 ),
        .\slv_reg6_reg[23]_0 (\slv_reg6_reg[31] [23:16]),
        .\slv_reg8_reg[16] (\gen_ram[25].ram_n_8 ),
        .\slv_reg8_reg[16]_0 (\gen_ram[25].ram_n_9 ),
        .\slv_reg8_reg[17] (\gen_ram[25].ram_n_11 ),
        .\slv_reg8_reg[17]_0 (\gen_ram[25].ram_n_12 ),
        .\slv_reg8_reg[18] (\gen_ram[25].ram_n_14 ),
        .\slv_reg8_reg[18]_0 (\gen_ram[25].ram_n_15 ),
        .\slv_reg8_reg[19] (\gen_ram[25].ram_n_17 ),
        .\slv_reg8_reg[19]_0 (\gen_ram[25].ram_n_18 ),
        .\slv_reg8_reg[20] (\gen_ram[25].ram_n_20 ),
        .\slv_reg8_reg[20]_0 (\gen_ram[25].ram_n_21 ),
        .\slv_reg8_reg[21] (\gen_ram[25].ram_n_23 ),
        .\slv_reg8_reg[21]_0 (\gen_ram[25].ram_n_24 ),
        .\slv_reg8_reg[22] (\gen_ram[25].ram_n_26 ),
        .\slv_reg8_reg[22]_0 (\gen_ram[25].ram_n_27 ),
        .\slv_reg8_reg[23] (\p_rd_data1[25]_59 ),
        .\slv_reg8_reg[23]_0 (\gen_ram[25].ram_n_29 ),
        .\slv_reg8_reg[23]_1 (\gen_ram[25].ram_n_30 ),
        .\slv_reg8_reg[23]_2 (\slv_reg8_reg[31] [23:16]));
  design_1_data_provider_0_0_p_ram_t_17 \gen_ram[26].ram 
       (.DOADO(\p_rd_data1[24]_58 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\p_rd_data1[27]_61 ),
        .mem_reg_1(\p_rd_data1[25]_59 ),
        .mem_reg_10(\gen_ram[22].ram_n_13 ),
        .mem_reg_11(\gen_ram[30].ram_n_16 ),
        .mem_reg_12(\gen_ram[18].ram_n_13 ),
        .mem_reg_13(\gen_ram[22].ram_n_12 ),
        .mem_reg_14(\gen_ram[30].ram_n_15 ),
        .mem_reg_15(\gen_ram[18].ram_n_12 ),
        .mem_reg_16(\gen_ram[22].ram_n_11 ),
        .mem_reg_17(\gen_ram[30].ram_n_14 ),
        .mem_reg_18(\gen_ram[18].ram_n_11 ),
        .mem_reg_19(\gen_ram[22].ram_n_10 ),
        .mem_reg_2(\gen_ram[30].ram_n_19 ),
        .mem_reg_20(\gen_ram[30].ram_n_13 ),
        .mem_reg_21(\gen_ram[18].ram_n_10 ),
        .mem_reg_22(\gen_ram[22].ram_n_9 ),
        .mem_reg_23(\gen_ram[30].ram_n_12 ),
        .mem_reg_24(\gen_ram[18].ram_n_9 ),
        .mem_reg_25(\gen_ram[22].ram_n_8 ),
        .mem_reg_26(\gen_ram[10].ram_n_16 ),
        .mem_reg_27(\gen_ram[10].ram_n_17 ),
        .mem_reg_28(\gen_ram[10].ram_n_18 ),
        .mem_reg_29(\gen_ram[10].ram_n_19 ),
        .mem_reg_3(\gen_ram[18].ram_n_16 ),
        .mem_reg_30(\gen_ram[10].ram_n_20 ),
        .mem_reg_31(\gen_ram[10].ram_n_21 ),
        .mem_reg_32(\gen_ram[10].ram_n_22 ),
        .mem_reg_33(\gen_ram[10].ram_n_23 ),
        .mem_reg_4(\gen_ram[22].ram_n_15 ),
        .mem_reg_5(\gen_ram[30].ram_n_18 ),
        .mem_reg_6(\gen_ram[18].ram_n_15 ),
        .mem_reg_7(\gen_ram[22].ram_n_14 ),
        .mem_reg_8(\gen_ram[30].ram_n_17 ),
        .mem_reg_9(\gen_ram[18].ram_n_14 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\gen_ram[28].ram_n_16 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_4 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_3 (\slv_reg2_reg[0]_17 ),
        .\slv_reg4_reg[10] (\gen_ram[10].ram_n_34 ),
        .\slv_reg4_reg[11] (\gen_ram[10].ram_n_35 ),
        .\slv_reg4_reg[12] (\gen_ram[10].ram_n_36 ),
        .\slv_reg4_reg[13] (\gen_ram[10].ram_n_39 ),
        .\slv_reg4_reg[14] (\gen_ram[10].ram_n_37 ),
        .\slv_reg4_reg[15] (\gen_ram[10].ram_n_38 ),
        .\slv_reg4_reg[8] (\gen_ram[10].ram_n_32 ),
        .\slv_reg4_reg[9] (\gen_ram[10].ram_n_33 ),
        .\slv_reg6_reg[10] (\gen_ram[26].ram_n_13 ),
        .\slv_reg6_reg[10]_0 (\gen_ram[26].ram_n_18 ),
        .\slv_reg6_reg[11] (\gen_ram[26].ram_n_12 ),
        .\slv_reg6_reg[11]_0 (\gen_ram[26].ram_n_19 ),
        .\slv_reg6_reg[12] (\gen_ram[26].ram_n_11 ),
        .\slv_reg6_reg[12]_0 (\gen_ram[26].ram_n_20 ),
        .\slv_reg6_reg[13] (\gen_ram[26].ram_n_10 ),
        .\slv_reg6_reg[13]_0 (\gen_ram[26].ram_n_21 ),
        .\slv_reg6_reg[14] (\gen_ram[26].ram_n_9 ),
        .\slv_reg6_reg[14]_0 (\gen_ram[26].ram_n_22 ),
        .\slv_reg6_reg[15] (\p_rd_data1[26]_60 ),
        .\slv_reg6_reg[15]_0 (\gen_ram[26].ram_n_8 ),
        .\slv_reg6_reg[15]_1 (\gen_ram[26].ram_n_23 ),
        .\slv_reg6_reg[15]_2 (\slv_reg6_reg[31] [15:8]),
        .\slv_reg6_reg[8] (\gen_ram[26].ram_n_15 ),
        .\slv_reg6_reg[8]_0 (\gen_ram[26].ram_n_16 ),
        .\slv_reg6_reg[9] (\gen_ram[26].ram_n_14 ),
        .\slv_reg6_reg[9]_0 (\gen_ram[26].ram_n_17 ));
  design_1_data_provider_0_0_p_ram_t_18 \gen_ram[27].ram 
       (.DOADO(\p_rd_data1[24]_58 ),
        .O({p_addr_curr1[0],O}),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\gen_ram[31].ram_n_35 ),
        .mem_reg_1(\gen_ram[19].ram_n_9 ),
        .mem_reg_10(\gen_ram[19].ram_n_15 ),
        .mem_reg_11(\gen_ram[23].ram_n_22 ),
        .mem_reg_12(\gen_ram[31].ram_n_27 ),
        .mem_reg_13(\gen_ram[19].ram_n_17 ),
        .mem_reg_14(\gen_ram[23].ram_n_20 ),
        .mem_reg_15(\gen_ram[31].ram_n_25 ),
        .mem_reg_16(\gen_ram[19].ram_n_19 ),
        .mem_reg_17(\gen_ram[23].ram_n_18 ),
        .mem_reg_18(\gen_ram[31].ram_n_23 ),
        .mem_reg_19(\gen_ram[19].ram_n_21 ),
        .mem_reg_2(\gen_ram[23].ram_n_28 ),
        .mem_reg_20(\gen_ram[23].ram_n_16 ),
        .mem_reg_21(\gen_ram[31].ram_n_21 ),
        .mem_reg_22(\gen_ram[19].ram_n_23 ),
        .mem_reg_23(\gen_ram[23].ram_n_14 ),
        .mem_reg_24(\p_rd_data1[26]_60 ),
        .mem_reg_25(\p_rd_data1[25]_59 ),
        .mem_reg_26(\gen_ram[11].ram_n_23 ),
        .mem_reg_27(\gen_ram[11].ram_n_21 ),
        .mem_reg_28(\gen_ram[11].ram_n_19 ),
        .mem_reg_29(\gen_ram[11].ram_n_17 ),
        .mem_reg_3(\gen_ram[31].ram_n_33 ),
        .mem_reg_30(\gen_ram[11].ram_n_15 ),
        .mem_reg_31(\gen_ram[11].ram_n_13 ),
        .mem_reg_32(\gen_ram[11].ram_n_11 ),
        .mem_reg_33(\gen_ram[11].ram_n_9 ),
        .mem_reg_4(\gen_ram[19].ram_n_11 ),
        .mem_reg_5(\gen_ram[23].ram_n_26 ),
        .mem_reg_6(\gen_ram[31].ram_n_31 ),
        .mem_reg_7(\gen_ram[19].ram_n_13 ),
        .mem_reg_8(\gen_ram[23].ram_n_24 ),
        .mem_reg_9(\gen_ram[31].ram_n_29 ),
        .p_addr_curr1(p_addr_curr1[6:3]),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_5 ),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [2],p_addr_curr1[1]}),
        .\slv_reg6_reg[0] (\gen_ram[27].ram_n_8 ),
        .\slv_reg6_reg[0]_0 (\gen_ram[27].ram_n_9 ),
        .\slv_reg6_reg[1] (\gen_ram[27].ram_n_10 ),
        .\slv_reg6_reg[1]_0 (\gen_ram[27].ram_n_11 ),
        .\slv_reg6_reg[2] (\gen_ram[27].ram_n_12 ),
        .\slv_reg6_reg[2]_0 (\gen_ram[27].ram_n_13 ),
        .\slv_reg6_reg[3] (\gen_ram[27].ram_n_14 ),
        .\slv_reg6_reg[3]_0 (\gen_ram[27].ram_n_15 ),
        .\slv_reg6_reg[4] (\gen_ram[27].ram_n_16 ),
        .\slv_reg6_reg[4]_0 (\gen_ram[27].ram_n_17 ),
        .\slv_reg6_reg[5] (\gen_ram[27].ram_n_18 ),
        .\slv_reg6_reg[5]_0 (\gen_ram[27].ram_n_19 ),
        .\slv_reg6_reg[6] (\gen_ram[27].ram_n_20 ),
        .\slv_reg6_reg[6]_0 (\gen_ram[27].ram_n_21 ),
        .\slv_reg6_reg[7] (\p_rd_data1[27]_61 ),
        .\slv_reg6_reg[7]_0 (\gen_ram[27].ram_n_22 ),
        .\slv_reg6_reg[7]_1 (\gen_ram[27].ram_n_23 ),
        .\slv_reg6_reg[7]_2 (\slv_reg6_reg[31] [7:0]));
  design_1_data_provider_0_0_p_ram_t_19 \gen_ram[28].ram 
       (.DOADO(\p_rd_data1[28]_62 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\gen_ram[28].ram_n_16 ),
        .mem_reg_1(\p_rd_data1[29]_63 ),
        .mem_reg_10(\gen_ram[24].ram_n_13 ),
        .mem_reg_11(\gen_ram[20].ram_n_13 ),
        .mem_reg_12(\gen_ram[16].ram_n_13 ),
        .mem_reg_13(\gen_ram[24].ram_n_12 ),
        .mem_reg_14(\gen_ram[20].ram_n_12 ),
        .mem_reg_15(\gen_ram[16].ram_n_12 ),
        .mem_reg_16(\gen_ram[24].ram_n_11 ),
        .mem_reg_17(\gen_ram[20].ram_n_11 ),
        .mem_reg_18(\gen_ram[16].ram_n_11 ),
        .mem_reg_19(\gen_ram[24].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[30]_64 ),
        .mem_reg_20(\gen_ram[20].ram_n_10 ),
        .mem_reg_21(\gen_ram[16].ram_n_10 ),
        .mem_reg_22(\gen_ram[24].ram_n_9 ),
        .mem_reg_23(\gen_ram[20].ram_n_9 ),
        .mem_reg_24(\gen_ram[16].ram_n_9 ),
        .mem_reg_25(\gen_ram[24].ram_n_8 ),
        .mem_reg_26(\gen_ram[20].ram_n_8 ),
        .mem_reg_27(\gen_ram[16].ram_n_8 ),
        .mem_reg_28(\gen_ram[12].ram_n_16 ),
        .mem_reg_29(\gen_ram[12].ram_n_17 ),
        .mem_reg_3(\p_rd_data1[31]_65 ),
        .mem_reg_30(\gen_ram[12].ram_n_18 ),
        .mem_reg_31(\gen_ram[12].ram_n_19 ),
        .mem_reg_32(\gen_ram[12].ram_n_20 ),
        .mem_reg_33(\gen_ram[12].ram_n_21 ),
        .mem_reg_34(\gen_ram[12].ram_n_22 ),
        .mem_reg_35(\gen_ram[12].ram_n_23 ),
        .mem_reg_4(\gen_ram[24].ram_n_15 ),
        .mem_reg_5(\gen_ram[20].ram_n_15 ),
        .mem_reg_6(\gen_ram[16].ram_n_15 ),
        .mem_reg_7(\gen_ram[24].ram_n_14 ),
        .mem_reg_8(\gen_ram[20].ram_n_14 ),
        .mem_reg_9(\gen_ram[16].ram_n_14 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0] ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_10 ),
        .\slv_reg4_reg[16] (\gen_ram[4].ram_n_32 ),
        .\slv_reg4_reg[18] (\gen_ram[4].ram_n_34 ),
        .\slv_reg4_reg[22] (\gen_ram[4].ram_n_38 ),
        .\slv_reg4_reg[25] (\gen_ram[4].ram_n_33 ),
        .\slv_reg4_reg[27] (\gen_ram[4].ram_n_35 ),
        .\slv_reg4_reg[28] (\gen_ram[4].ram_n_36 ),
        .\slv_reg4_reg[29] (\gen_ram[4].ram_n_37 ),
        .\slv_reg4_reg[31] (\gen_ram[4].ram_n_39 ),
        .\slv_reg5_reg[24] (\gen_ram[28].ram_n_15 ),
        .\slv_reg5_reg[24]_0 (\gen_ram[28].ram_n_17 ),
        .\slv_reg5_reg[25] (\gen_ram[28].ram_n_14 ),
        .\slv_reg5_reg[25]_0 (\gen_ram[28].ram_n_18 ),
        .\slv_reg5_reg[26] (\gen_ram[28].ram_n_13 ),
        .\slv_reg5_reg[26]_0 (\gen_ram[28].ram_n_19 ),
        .\slv_reg5_reg[27] (\gen_ram[28].ram_n_12 ),
        .\slv_reg5_reg[27]_0 (\gen_ram[28].ram_n_20 ),
        .\slv_reg5_reg[28] (\gen_ram[28].ram_n_11 ),
        .\slv_reg5_reg[28]_0 (\gen_ram[28].ram_n_21 ),
        .\slv_reg5_reg[29] (\gen_ram[28].ram_n_10 ),
        .\slv_reg5_reg[29]_0 (\gen_ram[28].ram_n_22 ),
        .\slv_reg5_reg[30] (\gen_ram[28].ram_n_9 ),
        .\slv_reg5_reg[30]_0 (\gen_ram[28].ram_n_23 ),
        .\slv_reg5_reg[31] (\gen_ram[28].ram_n_8 ),
        .\slv_reg5_reg[31]_0 (\gen_ram[28].ram_n_24 ),
        .\slv_reg5_reg[31]_1 (\slv_reg5_reg[31] [31:24]));
  design_1_data_provider_0_0_p_ram_t_20 \gen_ram[29].ram 
       (.DOADO(\p_rd_data1[28]_62 ),
        .O(O),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\gen_ram[29].ram_n_48 ),
        .mem_reg_1(\gen_ram[29].ram_n_49 ),
        .mem_reg_10(\gen_ram[25].ram_n_12 ),
        .mem_reg_11(\gen_ram[21].ram_n_10 ),
        .mem_reg_12(\gen_ram[25].ram_n_15 ),
        .mem_reg_13(\gen_ram[21].ram_n_12 ),
        .mem_reg_14(\gen_ram[25].ram_n_18 ),
        .mem_reg_15(\gen_ram[21].ram_n_14 ),
        .mem_reg_16(\gen_ram[25].ram_n_21 ),
        .mem_reg_17(\gen_ram[21].ram_n_16 ),
        .mem_reg_18(\gen_ram[25].ram_n_24 ),
        .mem_reg_19(\gen_ram[21].ram_n_18 ),
        .mem_reg_2(\gen_ram[29].ram_n_50 ),
        .mem_reg_20(\gen_ram[25].ram_n_27 ),
        .mem_reg_21(\gen_ram[21].ram_n_20 ),
        .mem_reg_22(\gen_ram[25].ram_n_30 ),
        .mem_reg_23(\gen_ram[21].ram_n_22 ),
        .mem_reg_24(\p_rd_data1[31]_65 ),
        .mem_reg_25(\p_rd_data1[30]_64 ),
        .mem_reg_26(\gen_ram[13].ram_n_10 ),
        .mem_reg_27(\gen_ram[13].ram_n_8 ),
        .mem_reg_28(\gen_ram[13].ram_n_13 ),
        .mem_reg_29(\gen_ram[13].ram_n_11 ),
        .mem_reg_3(\gen_ram[29].ram_n_51 ),
        .mem_reg_30(\gen_ram[13].ram_n_16 ),
        .mem_reg_31(\gen_ram[13].ram_n_14 ),
        .mem_reg_32(\gen_ram[13].ram_n_19 ),
        .mem_reg_33(\gen_ram[13].ram_n_17 ),
        .mem_reg_34(\gen_ram[13].ram_n_22 ),
        .mem_reg_35(\gen_ram[13].ram_n_20 ),
        .mem_reg_36(\gen_ram[13].ram_n_25 ),
        .mem_reg_37(\gen_ram[13].ram_n_23 ),
        .mem_reg_38(\gen_ram[13].ram_n_28 ),
        .mem_reg_39(\gen_ram[13].ram_n_26 ),
        .mem_reg_4(\gen_ram[29].ram_n_52 ),
        .mem_reg_40(\gen_ram[13].ram_n_31 ),
        .mem_reg_41(\gen_ram[13].ram_n_29 ),
        .mem_reg_5(\gen_ram[29].ram_n_53 ),
        .mem_reg_6(\gen_ram[29].ram_n_54 ),
        .mem_reg_7(\gen_ram[29].ram_n_55 ),
        .mem_reg_8(\gen_ram[25].ram_n_9 ),
        .mem_reg_9(\gen_ram[21].ram_n_8 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[23:16]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_6 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_7 ),
        .\slv_reg5_reg[16] (\gen_ram[29].ram_n_10 ),
        .\slv_reg5_reg[17] (\gen_ram[29].ram_n_13 ),
        .\slv_reg5_reg[18] (\gen_ram[29].ram_n_16 ),
        .\slv_reg5_reg[19] (\gen_ram[29].ram_n_19 ),
        .\slv_reg5_reg[20] (\gen_ram[29].ram_n_22 ),
        .\slv_reg5_reg[21] (\gen_ram[29].ram_n_25 ),
        .\slv_reg5_reg[22] (\gen_ram[29].ram_n_28 ),
        .\slv_reg5_reg[23] (\gen_ram[29].ram_n_31 ),
        .\slv_reg5_reg[23]_0 (\slv_reg5_reg[31] [23:16]),
        .\slv_reg7_reg[16] (\gen_ram[29].ram_n_8 ),
        .\slv_reg7_reg[16]_0 (\gen_ram[29].ram_n_9 ),
        .\slv_reg7_reg[17] (\gen_ram[29].ram_n_11 ),
        .\slv_reg7_reg[17]_0 (\gen_ram[29].ram_n_12 ),
        .\slv_reg7_reg[18] (\gen_ram[29].ram_n_14 ),
        .\slv_reg7_reg[18]_0 (\gen_ram[29].ram_n_15 ),
        .\slv_reg7_reg[19] (\gen_ram[29].ram_n_17 ),
        .\slv_reg7_reg[19]_0 (\gen_ram[29].ram_n_18 ),
        .\slv_reg7_reg[20] (\gen_ram[29].ram_n_20 ),
        .\slv_reg7_reg[20]_0 (\gen_ram[29].ram_n_21 ),
        .\slv_reg7_reg[21] (\gen_ram[29].ram_n_23 ),
        .\slv_reg7_reg[21]_0 (\gen_ram[29].ram_n_24 ),
        .\slv_reg7_reg[22] (\gen_ram[29].ram_n_26 ),
        .\slv_reg7_reg[22]_0 (\gen_ram[29].ram_n_27 ),
        .\slv_reg7_reg[23] (\p_rd_data1[29]_63 ),
        .\slv_reg7_reg[23]_0 (\gen_ram[29].ram_n_29 ),
        .\slv_reg7_reg[23]_1 (\gen_ram[29].ram_n_30 ),
        .\slv_reg7_reg[23]_2 (\slv_reg7_reg[31] [23:16]));
  design_1_data_provider_0_0_p_ram_t_21 \gen_ram[2].ram 
       (.DOADO(\p_rd_data1[0]_34 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\p_rd_data1[3]_37 ),
        .mem_reg_1(\p_rd_data1[1]_35 ),
        .mem_reg_10(\gen_ram[14].ram_n_13 ),
        .mem_reg_11(\gen_ram[6].ram_n_12 ),
        .mem_reg_12(\gen_ram[10].ram_n_12 ),
        .mem_reg_13(\gen_ram[14].ram_n_12 ),
        .mem_reg_14(\gen_ram[6].ram_n_11 ),
        .mem_reg_15(\gen_ram[10].ram_n_11 ),
        .mem_reg_16(\gen_ram[14].ram_n_11 ),
        .mem_reg_17(\gen_ram[6].ram_n_10 ),
        .mem_reg_18(\gen_ram[10].ram_n_10 ),
        .mem_reg_19(\gen_ram[14].ram_n_10 ),
        .mem_reg_2(\gen_ram[6].ram_n_15 ),
        .mem_reg_20(\gen_ram[6].ram_n_9 ),
        .mem_reg_21(\gen_ram[10].ram_n_9 ),
        .mem_reg_22(\gen_ram[14].ram_n_9 ),
        .mem_reg_23(\gen_ram[6].ram_n_8 ),
        .mem_reg_24(\gen_ram[10].ram_n_8 ),
        .mem_reg_25(\gen_ram[14].ram_n_8 ),
        .mem_reg_26(\gen_ram[18].ram_n_17 ),
        .mem_reg_27(\gen_ram[18].ram_n_18 ),
        .mem_reg_28(\gen_ram[18].ram_n_19 ),
        .mem_reg_29(\gen_ram[18].ram_n_20 ),
        .mem_reg_3(\gen_ram[10].ram_n_15 ),
        .mem_reg_30(\gen_ram[18].ram_n_21 ),
        .mem_reg_31(\gen_ram[18].ram_n_22 ),
        .mem_reg_32(\gen_ram[18].ram_n_23 ),
        .mem_reg_33(\gen_ram[18].ram_n_24 ),
        .mem_reg_4(\gen_ram[14].ram_n_15 ),
        .mem_reg_5(\gen_ram[6].ram_n_14 ),
        .mem_reg_6(\gen_ram[10].ram_n_14 ),
        .mem_reg_7(\gen_ram[14].ram_n_14 ),
        .mem_reg_8(\gen_ram[6].ram_n_13 ),
        .mem_reg_9(\gen_ram[10].ram_n_13 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg12_reg[10] (\gen_ram[2].ram_n_13 ),
        .\slv_reg12_reg[10]_0 (\gen_ram[2].ram_n_18 ),
        .\slv_reg12_reg[11] (\gen_ram[2].ram_n_12 ),
        .\slv_reg12_reg[11]_0 (\gen_ram[2].ram_n_19 ),
        .\slv_reg12_reg[12] (\gen_ram[2].ram_n_11 ),
        .\slv_reg12_reg[12]_0 (\gen_ram[2].ram_n_20 ),
        .\slv_reg12_reg[13] (\gen_ram[2].ram_n_10 ),
        .\slv_reg12_reg[13]_0 (\gen_ram[2].ram_n_21 ),
        .\slv_reg12_reg[14] (\gen_ram[2].ram_n_9 ),
        .\slv_reg12_reg[14]_0 (\gen_ram[2].ram_n_22 ),
        .\slv_reg12_reg[15] (\p_rd_data1[2]_36 ),
        .\slv_reg12_reg[15]_0 (\gen_ram[2].ram_n_8 ),
        .\slv_reg12_reg[15]_1 (\gen_ram[2].ram_n_23 ),
        .\slv_reg12_reg[15]_2 (\slv_reg12_reg[31] [15:8]),
        .\slv_reg12_reg[8] (\gen_ram[2].ram_n_15 ),
        .\slv_reg12_reg[8]_0 (\gen_ram[2].ram_n_16 ),
        .\slv_reg12_reg[9] (\gen_ram[2].ram_n_14 ),
        .\slv_reg12_reg[9]_0 (\gen_ram[2].ram_n_17 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\gen_ram[6].ram_n_16 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_4 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_3 (\slv_reg2_reg[0]_18 ),
        .\slv_reg4_reg[10] (\gen_ram[10].ram_n_34 ),
        .\slv_reg4_reg[11] (\gen_ram[10].ram_n_35 ),
        .\slv_reg4_reg[12] (\gen_ram[10].ram_n_36 ),
        .\slv_reg4_reg[13] (\gen_ram[10].ram_n_39 ),
        .\slv_reg4_reg[14] (\gen_ram[10].ram_n_37 ),
        .\slv_reg4_reg[15] (\gen_ram[10].ram_n_38 ),
        .\slv_reg4_reg[8] (\gen_ram[10].ram_n_32 ),
        .\slv_reg4_reg[9] (\gen_ram[10].ram_n_33 ));
  design_1_data_provider_0_0_p_ram_t_22 \gen_ram[30].ram 
       (.DOADO(\p_rd_data1[28]_62 ),
        .O({p_addr_curr1[0],O}),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[30].ram_n_8 ),
        .mem_reg_1(\gen_ram[30].ram_n_9 ),
        .mem_reg_10(\gen_ram[30].ram_n_43 ),
        .mem_reg_11(\gen_ram[30].ram_n_44 ),
        .mem_reg_12(\gen_ram[30].ram_n_45 ),
        .mem_reg_13(\gen_ram[30].ram_n_46 ),
        .mem_reg_14(\gen_ram[30].ram_n_47 ),
        .mem_reg_15(\gen_ram[30].ram_n_48 ),
        .mem_reg_16(\p_rd_data1[31]_65 ),
        .mem_reg_17(\p_rd_data1[29]_63 ),
        .mem_reg_18(\gen_ram[26].ram_n_15 ),
        .mem_reg_19(\gen_ram[22].ram_n_15 ),
        .mem_reg_2(\gen_ram[30].ram_n_10 ),
        .mem_reg_20(\gen_ram[18].ram_n_16 ),
        .mem_reg_21(\gen_ram[26].ram_n_14 ),
        .mem_reg_22(\gen_ram[22].ram_n_14 ),
        .mem_reg_23(\gen_ram[18].ram_n_15 ),
        .mem_reg_24(\gen_ram[26].ram_n_13 ),
        .mem_reg_25(\gen_ram[22].ram_n_13 ),
        .mem_reg_26(\gen_ram[18].ram_n_14 ),
        .mem_reg_27(\gen_ram[26].ram_n_12 ),
        .mem_reg_28(\gen_ram[22].ram_n_12 ),
        .mem_reg_29(\gen_ram[18].ram_n_13 ),
        .mem_reg_3(\gen_ram[30].ram_n_11 ),
        .mem_reg_30(\gen_ram[26].ram_n_11 ),
        .mem_reg_31(\gen_ram[22].ram_n_11 ),
        .mem_reg_32(\gen_ram[18].ram_n_12 ),
        .mem_reg_33(\gen_ram[26].ram_n_10 ),
        .mem_reg_34(\gen_ram[22].ram_n_10 ),
        .mem_reg_35(\gen_ram[18].ram_n_11 ),
        .mem_reg_36(\gen_ram[26].ram_n_9 ),
        .mem_reg_37(\gen_ram[22].ram_n_9 ),
        .mem_reg_38(\gen_ram[18].ram_n_10 ),
        .mem_reg_39(\gen_ram[26].ram_n_8 ),
        .mem_reg_4(\gen_ram[30].ram_n_37 ),
        .mem_reg_40(\gen_ram[22].ram_n_8 ),
        .mem_reg_41(\gen_ram[18].ram_n_9 ),
        .mem_reg_42(\gen_ram[14].ram_n_16 ),
        .mem_reg_43(\gen_ram[14].ram_n_17 ),
        .mem_reg_44(\gen_ram[14].ram_n_18 ),
        .mem_reg_45(\gen_ram[14].ram_n_19 ),
        .mem_reg_46(\gen_ram[14].ram_n_20 ),
        .mem_reg_47(\gen_ram[14].ram_n_21 ),
        .mem_reg_48(\gen_ram[14].ram_n_22 ),
        .mem_reg_49(\gen_ram[14].ram_n_23 ),
        .mem_reg_5(\gen_ram[30].ram_n_38 ),
        .mem_reg_6(\gen_ram[30].ram_n_39 ),
        .mem_reg_7(\gen_ram[30].ram_n_40 ),
        .mem_reg_8(\gen_ram[30].ram_n_41 ),
        .mem_reg_9(\gen_ram[30].ram_n_42 ),
        .p_addr_curr1(p_addr_curr1[6:2]),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_2 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_15 ),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [2],p_addr_curr1[1]}),
        .\slv_reg5_reg[10] (\gen_ram[30].ram_n_17 ),
        .\slv_reg5_reg[10]_0 (\gen_ram[30].ram_n_23 ),
        .\slv_reg5_reg[11] (\gen_ram[30].ram_n_16 ),
        .\slv_reg5_reg[11]_0 (\gen_ram[30].ram_n_24 ),
        .\slv_reg5_reg[12] (\gen_ram[30].ram_n_15 ),
        .\slv_reg5_reg[12]_0 (\gen_ram[30].ram_n_25 ),
        .\slv_reg5_reg[13] (\gen_ram[30].ram_n_14 ),
        .\slv_reg5_reg[13]_0 (\gen_ram[30].ram_n_26 ),
        .\slv_reg5_reg[14] (\gen_ram[30].ram_n_13 ),
        .\slv_reg5_reg[14]_0 (\gen_ram[30].ram_n_27 ),
        .\slv_reg5_reg[15] (\p_rd_data1[30]_64 ),
        .\slv_reg5_reg[15]_0 (\gen_ram[30].ram_n_12 ),
        .\slv_reg5_reg[15]_1 (\gen_ram[30].ram_n_28 ),
        .\slv_reg5_reg[15]_2 (\slv_reg5_reg[31] [15:8]),
        .\slv_reg5_reg[8] (\gen_ram[30].ram_n_19 ),
        .\slv_reg5_reg[8]_0 (\gen_ram[30].ram_n_21 ),
        .\slv_reg5_reg[9] (\gen_ram[30].ram_n_18 ),
        .\slv_reg5_reg[9]_0 (\gen_ram[30].ram_n_22 ));
  design_1_data_provider_0_0_p_ram_t_23 \gen_ram[31].ram 
       (.CO(CO),
        .DOADO(\p_rd_data1[28]_62 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(mem_reg),
        .mem_reg_1(\gen_ram[27].ram_n_23 ),
        .mem_reg_10(\gen_ram[23].ram_n_18 ),
        .mem_reg_11(\gen_ram[19].ram_n_19 ),
        .mem_reg_12(\gen_ram[27].ram_n_17 ),
        .mem_reg_13(\gen_ram[23].ram_n_20 ),
        .mem_reg_14(\gen_ram[19].ram_n_17 ),
        .mem_reg_15(\gen_ram[27].ram_n_15 ),
        .mem_reg_16(\gen_ram[23].ram_n_22 ),
        .mem_reg_17(\gen_ram[19].ram_n_15 ),
        .mem_reg_18(\gen_ram[27].ram_n_13 ),
        .mem_reg_19(\gen_ram[23].ram_n_24 ),
        .mem_reg_2(\gen_ram[23].ram_n_14 ),
        .mem_reg_20(\gen_ram[19].ram_n_13 ),
        .mem_reg_21(\gen_ram[27].ram_n_11 ),
        .mem_reg_22(\gen_ram[23].ram_n_26 ),
        .mem_reg_23(\gen_ram[19].ram_n_11 ),
        .mem_reg_24(\gen_ram[27].ram_n_9 ),
        .mem_reg_25(\gen_ram[23].ram_n_28 ),
        .mem_reg_26(\gen_ram[19].ram_n_9 ),
        .mem_reg_27(\gen_ram[15].ram_n_8 ),
        .mem_reg_28(\gen_ram[15].ram_n_10 ),
        .mem_reg_29(\gen_ram[15].ram_n_12 ),
        .mem_reg_3(\gen_ram[19].ram_n_23 ),
        .mem_reg_30(\gen_ram[15].ram_n_14 ),
        .mem_reg_31(\gen_ram[15].ram_n_16 ),
        .mem_reg_32(\gen_ram[15].ram_n_18 ),
        .mem_reg_33(\gen_ram[15].ram_n_20 ),
        .mem_reg_34(\gen_ram[15].ram_n_22 ),
        .mem_reg_4(\p_rd_data1[30]_64 ),
        .mem_reg_5(\p_rd_data1[29]_63 ),
        .mem_reg_6(\gen_ram[27].ram_n_21 ),
        .mem_reg_7(\gen_ram[23].ram_n_16 ),
        .mem_reg_8(\gen_ram[19].ram_n_21 ),
        .mem_reg_9(\gen_ram[27].ram_n_19 ),
        .p_addr_curr1(p_addr_curr1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg0_reg[11] (\slv_reg0_reg[11] ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[5] (\slv_reg2_reg[5] ),
        .\slv_reg3_reg[11] (\slv_reg3_reg[11] ),
        .\slv_reg3_reg[5] (\slv_reg3_reg[5] ),
        .\slv_reg4_reg[0] (\gen_ram[15].ram_n_34 ),
        .\slv_reg4_reg[1] (\gen_ram[23].ram_n_12 ),
        .\slv_reg4_reg[2] (\gen_ram[23].ram_n_11 ),
        .\slv_reg4_reg[3] (\gen_ram[15].ram_n_33 ),
        .\slv_reg4_reg[4] (\gen_ram[23].ram_n_10 ),
        .\slv_reg4_reg[5] (\gen_ram[23].ram_n_9 ),
        .\slv_reg4_reg[6] (\gen_ram[15].ram_n_32 ),
        .\slv_reg4_reg[7] (\gen_ram[15].ram_n_35 ),
        .\slv_reg5_reg[0] (\gen_ram[31].ram_n_34 ),
        .\slv_reg5_reg[0]_0 (\gen_ram[31].ram_n_35 ),
        .\slv_reg5_reg[1] (\gen_ram[31].ram_n_32 ),
        .\slv_reg5_reg[1]_0 (\gen_ram[31].ram_n_33 ),
        .\slv_reg5_reg[2] (\gen_ram[31].ram_n_30 ),
        .\slv_reg5_reg[2]_0 (\gen_ram[31].ram_n_31 ),
        .\slv_reg5_reg[3] (\gen_ram[31].ram_n_28 ),
        .\slv_reg5_reg[3]_0 (\gen_ram[31].ram_n_29 ),
        .\slv_reg5_reg[4] (\gen_ram[31].ram_n_26 ),
        .\slv_reg5_reg[4]_0 (\gen_ram[31].ram_n_27 ),
        .\slv_reg5_reg[5] (\gen_ram[31].ram_n_24 ),
        .\slv_reg5_reg[5]_0 (\gen_ram[31].ram_n_25 ),
        .\slv_reg5_reg[6] (\gen_ram[31].ram_n_22 ),
        .\slv_reg5_reg[6]_0 (\gen_ram[31].ram_n_23 ),
        .\slv_reg5_reg[7] (\p_rd_data1[31]_65 ),
        .\slv_reg5_reg[7]_0 (\gen_ram[31].ram_n_20 ),
        .\slv_reg5_reg[7]_1 (\gen_ram[31].ram_n_21 ),
        .\slv_reg5_reg[7]_2 (\slv_reg5_reg[31] [7:0]));
  design_1_data_provider_0_0_p_ram_t_24 \gen_ram[3].ram 
       (.DOADO(\p_rd_data1[0]_34 ),
        .O({p_addr_curr1[0],O}),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[7].ram_n_23 ),
        .mem_reg_1(\gen_ram[11].ram_n_10 ),
        .mem_reg_10(\gen_ram[11].ram_n_16 ),
        .mem_reg_11(\gen_ram[15].ram_n_17 ),
        .mem_reg_12(\gen_ram[7].ram_n_15 ),
        .mem_reg_13(\gen_ram[11].ram_n_18 ),
        .mem_reg_14(\gen_ram[15].ram_n_15 ),
        .mem_reg_15(\gen_ram[7].ram_n_13 ),
        .mem_reg_16(\gen_ram[11].ram_n_20 ),
        .mem_reg_17(\gen_ram[15].ram_n_13 ),
        .mem_reg_18(\gen_ram[7].ram_n_11 ),
        .mem_reg_19(\gen_ram[11].ram_n_22 ),
        .mem_reg_2(\gen_ram[15].ram_n_23 ),
        .mem_reg_20(\gen_ram[15].ram_n_11 ),
        .mem_reg_21(\gen_ram[7].ram_n_9 ),
        .mem_reg_22(\gen_ram[11].ram_n_24 ),
        .mem_reg_23(\gen_ram[15].ram_n_9 ),
        .mem_reg_24(\p_rd_data1[2]_36 ),
        .mem_reg_25(\p_rd_data1[1]_35 ),
        .mem_reg_26(\gen_ram[19].ram_n_8 ),
        .mem_reg_27(\gen_ram[19].ram_n_10 ),
        .mem_reg_28(\gen_ram[19].ram_n_12 ),
        .mem_reg_29(\gen_ram[19].ram_n_14 ),
        .mem_reg_3(\gen_ram[7].ram_n_21 ),
        .mem_reg_30(\gen_ram[19].ram_n_16 ),
        .mem_reg_31(\gen_ram[19].ram_n_18 ),
        .mem_reg_32(\gen_ram[19].ram_n_20 ),
        .mem_reg_33(\gen_ram[19].ram_n_22 ),
        .mem_reg_4(\gen_ram[11].ram_n_12 ),
        .mem_reg_5(\gen_ram[15].ram_n_21 ),
        .mem_reg_6(\gen_ram[7].ram_n_19 ),
        .mem_reg_7(\gen_ram[11].ram_n_14 ),
        .mem_reg_8(\gen_ram[15].ram_n_19 ),
        .mem_reg_9(\gen_ram[7].ram_n_17 ),
        .p_addr_curr1(p_addr_curr1[6:3]),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg12_reg[0] (\gen_ram[3].ram_n_8 ),
        .\slv_reg12_reg[0]_0 (\gen_ram[3].ram_n_9 ),
        .\slv_reg12_reg[1] (\gen_ram[3].ram_n_10 ),
        .\slv_reg12_reg[1]_0 (\gen_ram[3].ram_n_11 ),
        .\slv_reg12_reg[2] (\gen_ram[3].ram_n_12 ),
        .\slv_reg12_reg[2]_0 (\gen_ram[3].ram_n_13 ),
        .\slv_reg12_reg[3] (\gen_ram[3].ram_n_14 ),
        .\slv_reg12_reg[3]_0 (\gen_ram[3].ram_n_15 ),
        .\slv_reg12_reg[4] (\gen_ram[3].ram_n_16 ),
        .\slv_reg12_reg[4]_0 (\gen_ram[3].ram_n_17 ),
        .\slv_reg12_reg[5] (\gen_ram[3].ram_n_18 ),
        .\slv_reg12_reg[5]_0 (\gen_ram[3].ram_n_19 ),
        .\slv_reg12_reg[6] (\gen_ram[3].ram_n_20 ),
        .\slv_reg12_reg[6]_0 (\gen_ram[3].ram_n_21 ),
        .\slv_reg12_reg[7] (\p_rd_data1[3]_37 ),
        .\slv_reg12_reg[7]_0 (\gen_ram[3].ram_n_22 ),
        .\slv_reg12_reg[7]_1 (\gen_ram[3].ram_n_23 ),
        .\slv_reg12_reg[7]_2 (\slv_reg12_reg[31] [7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_14 ),
        .\slv_reg3_reg[0] ({\p_addr1[22]_28 [2],p_addr_curr1[1]}));
  design_1_data_provider_0_0_p_ram_t_25 \gen_ram[4].ram 
       (.DOADO(\p_rd_data1[4]_38 ),
        .O(O),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[4].ram_n_32 ),
        .mem_reg_1(\gen_ram[4].ram_n_33 ),
        .mem_reg_10(\p_rd_data1[7]_41 ),
        .mem_reg_11(\gen_ram[0].ram_n_15 ),
        .mem_reg_12(\gen_ram[12].ram_n_15 ),
        .mem_reg_13(\gen_ram[8].ram_n_15 ),
        .mem_reg_14(\gen_ram[0].ram_n_14 ),
        .mem_reg_15(\gen_ram[12].ram_n_14 ),
        .mem_reg_16(\gen_ram[8].ram_n_14 ),
        .mem_reg_17(\gen_ram[0].ram_n_13 ),
        .mem_reg_18(\gen_ram[12].ram_n_13 ),
        .mem_reg_19(\gen_ram[8].ram_n_13 ),
        .mem_reg_2(\gen_ram[4].ram_n_34 ),
        .mem_reg_20(\gen_ram[0].ram_n_12 ),
        .mem_reg_21(\gen_ram[12].ram_n_12 ),
        .mem_reg_22(\gen_ram[8].ram_n_12 ),
        .mem_reg_23(\gen_ram[0].ram_n_11 ),
        .mem_reg_24(\gen_ram[12].ram_n_11 ),
        .mem_reg_25(\gen_ram[8].ram_n_11 ),
        .mem_reg_26(\gen_ram[0].ram_n_10 ),
        .mem_reg_27(\gen_ram[12].ram_n_10 ),
        .mem_reg_28(\gen_ram[8].ram_n_10 ),
        .mem_reg_29(\gen_ram[0].ram_n_9 ),
        .mem_reg_3(\gen_ram[4].ram_n_35 ),
        .mem_reg_30(\gen_ram[12].ram_n_9 ),
        .mem_reg_31(\gen_ram[8].ram_n_9 ),
        .mem_reg_32(\gen_ram[0].ram_n_8 ),
        .mem_reg_33(\gen_ram[12].ram_n_8 ),
        .mem_reg_34(\gen_ram[8].ram_n_8 ),
        .mem_reg_35(\gen_ram[20].ram_n_17 ),
        .mem_reg_36(\gen_ram[20].ram_n_18 ),
        .mem_reg_37(\gen_ram[20].ram_n_19 ),
        .mem_reg_38(\gen_ram[20].ram_n_20 ),
        .mem_reg_39(\gen_ram[20].ram_n_21 ),
        .mem_reg_4(\gen_ram[4].ram_n_36 ),
        .mem_reg_40(\gen_ram[20].ram_n_22 ),
        .mem_reg_41(\gen_ram[20].ram_n_23 ),
        .mem_reg_42(\gen_ram[20].ram_n_24 ),
        .mem_reg_5(\gen_ram[4].ram_n_37 ),
        .mem_reg_6(\gen_ram[4].ram_n_38 ),
        .mem_reg_7(\gen_ram[4].ram_n_39 ),
        .mem_reg_8(\p_rd_data1[5]_39 ),
        .mem_reg_9(\p_rd_data1[6]_40 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg11_reg[24] (\gen_ram[4].ram_n_15 ),
        .\slv_reg11_reg[24]_0 (\gen_ram[4].ram_n_16 ),
        .\slv_reg11_reg[25] (\gen_ram[4].ram_n_14 ),
        .\slv_reg11_reg[25]_0 (\gen_ram[4].ram_n_17 ),
        .\slv_reg11_reg[26] (\gen_ram[4].ram_n_13 ),
        .\slv_reg11_reg[26]_0 (\gen_ram[4].ram_n_18 ),
        .\slv_reg11_reg[27] (\gen_ram[4].ram_n_12 ),
        .\slv_reg11_reg[27]_0 (\gen_ram[4].ram_n_19 ),
        .\slv_reg11_reg[28] (\gen_ram[4].ram_n_11 ),
        .\slv_reg11_reg[28]_0 (\gen_ram[4].ram_n_20 ),
        .\slv_reg11_reg[29] (\gen_ram[4].ram_n_10 ),
        .\slv_reg11_reg[29]_0 (\gen_ram[4].ram_n_21 ),
        .\slv_reg11_reg[30] (\gen_ram[4].ram_n_9 ),
        .\slv_reg11_reg[30]_0 (\gen_ram[4].ram_n_22 ),
        .\slv_reg11_reg[31] (\gen_ram[4].ram_n_8 ),
        .\slv_reg11_reg[31]_0 (\gen_ram[4].ram_n_23 ),
        .\slv_reg11_reg[31]_1 (\slv_reg11_reg[31] [31:24]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\gen_ram[6].ram_n_16 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0] ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_3 (\slv_reg2_reg[0]_11 ));
  design_1_data_provider_0_0_p_ram_t_26 \gen_ram[5].ram 
       (.DOADO(\p_rd_data1[4]_38 ),
        .O(O),
        .mem_reg_0(\gen_ram[1].ram_n_9 ),
        .mem_reg_1(\gen_ram[1].ram_n_11 ),
        .mem_reg_2(\gen_ram[1].ram_n_13 ),
        .mem_reg_3(\gen_ram[1].ram_n_15 ),
        .mem_reg_4(\gen_ram[1].ram_n_17 ),
        .mem_reg_5(\gen_ram[1].ram_n_19 ),
        .mem_reg_6(\gen_ram[1].ram_n_21 ),
        .mem_reg_7(\gen_ram[1].ram_n_23 ),
        .mem_reg_8(\p_rd_data1[7]_41 ),
        .mem_reg_9(\p_rd_data1[6]_40 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .\slv_reg11_reg[16] (\gen_ram[5].ram_n_8 ),
        .\slv_reg11_reg[16]_0 (\gen_ram[5].ram_n_9 ),
        .\slv_reg11_reg[17] (\gen_ram[5].ram_n_10 ),
        .\slv_reg11_reg[17]_0 (\gen_ram[5].ram_n_11 ),
        .\slv_reg11_reg[18] (\gen_ram[5].ram_n_12 ),
        .\slv_reg11_reg[18]_0 (\gen_ram[5].ram_n_13 ),
        .\slv_reg11_reg[19] (\gen_ram[5].ram_n_14 ),
        .\slv_reg11_reg[19]_0 (\gen_ram[5].ram_n_15 ),
        .\slv_reg11_reg[20] (\gen_ram[5].ram_n_16 ),
        .\slv_reg11_reg[20]_0 (\gen_ram[5].ram_n_17 ),
        .\slv_reg11_reg[21] (\gen_ram[5].ram_n_18 ),
        .\slv_reg11_reg[21]_0 (\gen_ram[5].ram_n_19 ),
        .\slv_reg11_reg[22] (\gen_ram[5].ram_n_20 ),
        .\slv_reg11_reg[22]_0 (\gen_ram[5].ram_n_21 ),
        .\slv_reg11_reg[23] (\gen_ram[5].ram_n_22 ),
        .\slv_reg11_reg[23]_0 (\gen_ram[5].ram_n_23 ),
        .\slv_reg11_reg[7] (\p_rd_data1[5]_39 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\gen_ram[21].ram_n_24 ),
        .\slv_reg2_reg[0]_1 (\gen_ram[21].ram_n_25 ),
        .\slv_reg2_reg[0]_2 (\gen_ram[21].ram_n_26 ),
        .\slv_reg2_reg[0]_3 (\gen_ram[21].ram_n_27 ),
        .\slv_reg2_reg[0]_4 (\gen_ram[21].ram_n_28 ),
        .\slv_reg2_reg[0]_5 (\gen_ram[21].ram_n_29 ),
        .\slv_reg2_reg[0]_6 (\gen_ram[21].ram_n_30 ),
        .\slv_reg2_reg[0]_7 (\gen_ram[21].ram_n_31 ));
  design_1_data_provider_0_0_p_ram_t_27 \gen_ram[6].ram 
       (.DOADO(\p_rd_data1[4]_38 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg_0),
        .mem_reg_0(\gen_ram[6].ram_n_16 ),
        .mem_reg_1(\p_rd_data1[7]_41 ),
        .mem_reg_10(\gen_ram[14].ram_n_13 ),
        .mem_reg_11(\gen_ram[10].ram_n_13 ),
        .mem_reg_12(\gen_ram[2].ram_n_12 ),
        .mem_reg_13(\gen_ram[14].ram_n_12 ),
        .mem_reg_14(\gen_ram[10].ram_n_12 ),
        .mem_reg_15(\gen_ram[2].ram_n_11 ),
        .mem_reg_16(\gen_ram[14].ram_n_11 ),
        .mem_reg_17(\gen_ram[10].ram_n_11 ),
        .mem_reg_18(\gen_ram[2].ram_n_10 ),
        .mem_reg_19(\gen_ram[14].ram_n_10 ),
        .mem_reg_2(\p_rd_data1[5]_39 ),
        .mem_reg_20(\gen_ram[10].ram_n_10 ),
        .mem_reg_21(\gen_ram[2].ram_n_9 ),
        .mem_reg_22(\gen_ram[14].ram_n_9 ),
        .mem_reg_23(\gen_ram[10].ram_n_9 ),
        .mem_reg_24(\gen_ram[2].ram_n_8 ),
        .mem_reg_25(\gen_ram[14].ram_n_8 ),
        .mem_reg_26(\gen_ram[10].ram_n_8 ),
        .mem_reg_27(\gen_ram[22].ram_n_16 ),
        .mem_reg_28(\gen_ram[22].ram_n_17 ),
        .mem_reg_29(\gen_ram[22].ram_n_18 ),
        .mem_reg_3(\gen_ram[2].ram_n_15 ),
        .mem_reg_30(\gen_ram[22].ram_n_19 ),
        .mem_reg_31(\gen_ram[22].ram_n_20 ),
        .mem_reg_32(\gen_ram[22].ram_n_21 ),
        .mem_reg_33(\gen_ram[22].ram_n_22 ),
        .mem_reg_34(\gen_ram[22].ram_n_23 ),
        .mem_reg_4(\gen_ram[14].ram_n_15 ),
        .mem_reg_5(\gen_ram[10].ram_n_15 ),
        .mem_reg_6(\gen_ram[2].ram_n_14 ),
        .mem_reg_7(\gen_ram[14].ram_n_14 ),
        .mem_reg_8(\gen_ram[10].ram_n_14 ),
        .mem_reg_9(\gen_ram[2].ram_n_13 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[15:8]),
        .\slv_reg11_reg[10] (\gen_ram[6].ram_n_13 ),
        .\slv_reg11_reg[10]_0 (\gen_ram[6].ram_n_19 ),
        .\slv_reg11_reg[11] (\gen_ram[6].ram_n_12 ),
        .\slv_reg11_reg[11]_0 (\gen_ram[6].ram_n_20 ),
        .\slv_reg11_reg[12] (\gen_ram[6].ram_n_11 ),
        .\slv_reg11_reg[12]_0 (\gen_ram[6].ram_n_21 ),
        .\slv_reg11_reg[13] (\gen_ram[6].ram_n_10 ),
        .\slv_reg11_reg[13]_0 (\gen_ram[6].ram_n_22 ),
        .\slv_reg11_reg[14] (\gen_ram[6].ram_n_9 ),
        .\slv_reg11_reg[14]_0 (\gen_ram[6].ram_n_23 ),
        .\slv_reg11_reg[15] (\p_rd_data1[6]_40 ),
        .\slv_reg11_reg[15]_0 (\gen_ram[6].ram_n_8 ),
        .\slv_reg11_reg[15]_1 (\gen_ram[6].ram_n_24 ),
        .\slv_reg11_reg[15]_2 (\slv_reg11_reg[31] [15:8]),
        .\slv_reg11_reg[8] (\gen_ram[6].ram_n_15 ),
        .\slv_reg11_reg[8]_0 (\gen_ram[6].ram_n_17 ),
        .\slv_reg11_reg[9] (\gen_ram[6].ram_n_14 ),
        .\slv_reg11_reg[9]_0 (\gen_ram[6].ram_n_18 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_2 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_3 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_16 ),
        .\slv_reg4_reg[10] (\gen_ram[30].ram_n_39 ),
        .\slv_reg4_reg[11] (\gen_ram[30].ram_n_40 ),
        .\slv_reg4_reg[12] (\gen_ram[30].ram_n_41 ),
        .\slv_reg4_reg[13] (\gen_ram[30].ram_n_42 ),
        .\slv_reg4_reg[14] (\gen_ram[30].ram_n_43 ),
        .\slv_reg4_reg[15] (\gen_ram[30].ram_n_44 ),
        .\slv_reg4_reg[8] (\gen_ram[30].ram_n_37 ),
        .\slv_reg4_reg[9] (\gen_ram[30].ram_n_38 ));
  design_1_data_provider_0_0_p_ram_t_28 \gen_ram[7].ram 
       (.ADDRARDADDR({\p_addr1[22]_28 [3:2],p_addr_curr1[1]}),
        .DOADO(\p_rd_data1[4]_38 ),
        .O(O),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg),
        .mem_reg_0(\gen_ram[3].ram_n_23 ),
        .mem_reg_1(\gen_ram[15].ram_n_9 ),
        .mem_reg_10(\gen_ram[11].ram_n_20 ),
        .mem_reg_11(\gen_ram[3].ram_n_17 ),
        .mem_reg_12(\gen_ram[15].ram_n_15 ),
        .mem_reg_13(\gen_ram[11].ram_n_18 ),
        .mem_reg_14(\gen_ram[3].ram_n_15 ),
        .mem_reg_15(\gen_ram[15].ram_n_17 ),
        .mem_reg_16(\gen_ram[11].ram_n_16 ),
        .mem_reg_17(\gen_ram[3].ram_n_13 ),
        .mem_reg_18(\gen_ram[15].ram_n_19 ),
        .mem_reg_19(\gen_ram[11].ram_n_14 ),
        .mem_reg_2(\gen_ram[11].ram_n_24 ),
        .mem_reg_20(\gen_ram[3].ram_n_11 ),
        .mem_reg_21(\gen_ram[15].ram_n_21 ),
        .mem_reg_22(\gen_ram[11].ram_n_12 ),
        .mem_reg_23(\gen_ram[3].ram_n_9 ),
        .mem_reg_24(\gen_ram[15].ram_n_23 ),
        .mem_reg_25(\gen_ram[11].ram_n_10 ),
        .mem_reg_26(\gen_ram[23].ram_n_27 ),
        .mem_reg_27(\gen_ram[23].ram_n_25 ),
        .mem_reg_28(\gen_ram[23].ram_n_23 ),
        .mem_reg_29(\gen_ram[23].ram_n_21 ),
        .mem_reg_3(\p_rd_data1[6]_40 ),
        .mem_reg_30(\gen_ram[23].ram_n_19 ),
        .mem_reg_31(\gen_ram[23].ram_n_17 ),
        .mem_reg_32(\gen_ram[23].ram_n_15 ),
        .mem_reg_33(\gen_ram[23].ram_n_13 ),
        .mem_reg_4(\p_rd_data1[5]_39 ),
        .mem_reg_5(\gen_ram[3].ram_n_21 ),
        .mem_reg_6(\gen_ram[15].ram_n_11 ),
        .mem_reg_7(\gen_ram[11].ram_n_22 ),
        .mem_reg_8(\gen_ram[3].ram_n_19 ),
        .mem_reg_9(\gen_ram[15].ram_n_13 ),
        .p_addr_curr1({p_addr_curr1[6:4],p_addr_curr1[0]}),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[7:0]),
        .\slv_reg11_reg[0] (\gen_ram[7].ram_n_22 ),
        .\slv_reg11_reg[0]_0 (\gen_ram[7].ram_n_23 ),
        .\slv_reg11_reg[1] (\gen_ram[7].ram_n_20 ),
        .\slv_reg11_reg[1]_0 (\gen_ram[7].ram_n_21 ),
        .\slv_reg11_reg[2] (\gen_ram[7].ram_n_18 ),
        .\slv_reg11_reg[2]_0 (\gen_ram[7].ram_n_19 ),
        .\slv_reg11_reg[3] (\gen_ram[7].ram_n_16 ),
        .\slv_reg11_reg[3]_0 (\gen_ram[7].ram_n_17 ),
        .\slv_reg11_reg[4] (\gen_ram[7].ram_n_14 ),
        .\slv_reg11_reg[4]_0 (\gen_ram[7].ram_n_15 ),
        .\slv_reg11_reg[5] (\gen_ram[7].ram_n_12 ),
        .\slv_reg11_reg[5]_0 (\gen_ram[7].ram_n_13 ),
        .\slv_reg11_reg[6] (\gen_ram[7].ram_n_10 ),
        .\slv_reg11_reg[6]_0 (\gen_ram[7].ram_n_11 ),
        .\slv_reg11_reg[7] (\p_rd_data1[7]_41 ),
        .\slv_reg11_reg[7]_0 (\gen_ram[7].ram_n_8 ),
        .\slv_reg11_reg[7]_1 (\gen_ram[7].ram_n_9 ),
        .\slv_reg11_reg[7]_2 (\slv_reg11_reg[31] [7:0]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg));
  design_1_data_provider_0_0_p_ram_t_29 \gen_ram[8].ram 
       (.D(D[31:24]),
        .DOADO(\p_rd_data1[10]_44 ),
        .O(O),
        .Q(Q),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[8].ram_n_32 ),
        .mem_reg_1(\gen_ram[8].ram_n_33 ),
        .mem_reg_10(\gen_ram[12].ram_n_15 ),
        .mem_reg_11(\gen_ram[0].ram_n_15 ),
        .mem_reg_12(\gen_ram[4].ram_n_15 ),
        .mem_reg_13(\gen_ram[12].ram_n_14 ),
        .mem_reg_14(\gen_ram[0].ram_n_14 ),
        .mem_reg_15(\gen_ram[4].ram_n_14 ),
        .mem_reg_16(\gen_ram[12].ram_n_13 ),
        .mem_reg_17(\gen_ram[0].ram_n_13 ),
        .mem_reg_18(\gen_ram[4].ram_n_13 ),
        .mem_reg_19(\gen_ram[12].ram_n_12 ),
        .mem_reg_2(\gen_ram[8].ram_n_34 ),
        .mem_reg_20(\gen_ram[0].ram_n_12 ),
        .mem_reg_21(\gen_ram[4].ram_n_12 ),
        .mem_reg_22(\gen_ram[12].ram_n_11 ),
        .mem_reg_23(\gen_ram[0].ram_n_11 ),
        .mem_reg_24(\gen_ram[4].ram_n_11 ),
        .mem_reg_25(\gen_ram[12].ram_n_10 ),
        .mem_reg_26(\gen_ram[0].ram_n_10 ),
        .mem_reg_27(\gen_ram[4].ram_n_10 ),
        .mem_reg_28(\gen_ram[12].ram_n_9 ),
        .mem_reg_29(\gen_ram[0].ram_n_9 ),
        .mem_reg_3(\gen_ram[8].ram_n_35 ),
        .mem_reg_30(\gen_ram[4].ram_n_9 ),
        .mem_reg_31(\gen_ram[12].ram_n_8 ),
        .mem_reg_32(\gen_ram[0].ram_n_8 ),
        .mem_reg_33(\gen_ram[4].ram_n_8 ),
        .mem_reg_34(\gen_ram[24].ram_n_17 ),
        .mem_reg_35(\gen_ram[24].ram_n_18 ),
        .mem_reg_36(\gen_ram[24].ram_n_19 ),
        .mem_reg_37(\gen_ram[24].ram_n_20 ),
        .mem_reg_38(\gen_ram[24].ram_n_21 ),
        .mem_reg_39(\gen_ram[24].ram_n_22 ),
        .mem_reg_4(\gen_ram[8].ram_n_36 ),
        .mem_reg_40(\gen_ram[24].ram_n_23 ),
        .mem_reg_41(\gen_ram[24].ram_n_24 ),
        .mem_reg_5(\gen_ram[8].ram_n_37 ),
        .mem_reg_6(\gen_ram[8].ram_n_38 ),
        .mem_reg_7(\gen_ram[8].ram_n_39 ),
        .mem_reg_8(\p_rd_data1[9]_43 ),
        .mem_reg_9(\p_rd_data1[11]_45 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[31:24]),
        .\slv_reg10_reg[24] (\gen_ram[8].ram_n_15 ),
        .\slv_reg10_reg[24]_0 (\gen_ram[8].ram_n_16 ),
        .\slv_reg10_reg[25] (\gen_ram[8].ram_n_14 ),
        .\slv_reg10_reg[25]_0 (\gen_ram[8].ram_n_17 ),
        .\slv_reg10_reg[26] (\gen_ram[8].ram_n_13 ),
        .\slv_reg10_reg[26]_0 (\gen_ram[8].ram_n_18 ),
        .\slv_reg10_reg[27] (\gen_ram[8].ram_n_12 ),
        .\slv_reg10_reg[27]_0 (\gen_ram[8].ram_n_19 ),
        .\slv_reg10_reg[28] (\gen_ram[8].ram_n_11 ),
        .\slv_reg10_reg[28]_0 (\gen_ram[8].ram_n_20 ),
        .\slv_reg10_reg[29] (\gen_ram[8].ram_n_10 ),
        .\slv_reg10_reg[29]_0 (\gen_ram[8].ram_n_21 ),
        .\slv_reg10_reg[30] (\gen_ram[8].ram_n_9 ),
        .\slv_reg10_reg[30]_0 (\gen_ram[8].ram_n_22 ),
        .\slv_reg10_reg[31] (\p_rd_data1[8]_42 ),
        .\slv_reg10_reg[31]_0 (\gen_ram[8].ram_n_8 ),
        .\slv_reg10_reg[31]_1 (\gen_ram[8].ram_n_23 ),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_1 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_0 ),
        .\slv_reg2_reg[0]_2 (\slv_reg2_reg[0]_12 ));
  design_1_data_provider_0_0_p_ram_t_30 \gen_ram[9].ram 
       (.D(D[23:16]),
        .DOADO(\p_rd_data1[10]_44 ),
        .O(O),
        .axi_wready_reg(axi_wready_reg_1),
        .mem_reg_0(\gen_ram[13].ram_n_9 ),
        .mem_reg_1(\gen_ram[1].ram_n_8 ),
        .mem_reg_10(\gen_ram[13].ram_n_24 ),
        .mem_reg_11(\gen_ram[1].ram_n_18 ),
        .mem_reg_12(\gen_ram[13].ram_n_27 ),
        .mem_reg_13(\gen_ram[1].ram_n_20 ),
        .mem_reg_14(\gen_ram[13].ram_n_30 ),
        .mem_reg_15(\gen_ram[1].ram_n_22 ),
        .mem_reg_16(\p_rd_data1[8]_42 ),
        .mem_reg_17(\p_rd_data1[11]_45 ),
        .mem_reg_18(\gen_ram[25].ram_n_10 ),
        .mem_reg_19(\gen_ram[25].ram_n_8 ),
        .mem_reg_2(\gen_ram[13].ram_n_12 ),
        .mem_reg_20(\gen_ram[25].ram_n_13 ),
        .mem_reg_21(\gen_ram[25].ram_n_11 ),
        .mem_reg_22(\gen_ram[25].ram_n_16 ),
        .mem_reg_23(\gen_ram[25].ram_n_14 ),
        .mem_reg_24(\gen_ram[25].ram_n_19 ),
        .mem_reg_25(\gen_ram[25].ram_n_17 ),
        .mem_reg_26(\gen_ram[25].ram_n_22 ),
        .mem_reg_27(\gen_ram[25].ram_n_20 ),
        .mem_reg_28(\gen_ram[25].ram_n_25 ),
        .mem_reg_29(\gen_ram[25].ram_n_23 ),
        .mem_reg_3(\gen_ram[1].ram_n_10 ),
        .mem_reg_30(\gen_ram[25].ram_n_28 ),
        .mem_reg_31(\gen_ram[25].ram_n_26 ),
        .mem_reg_32(\gen_ram[25].ram_n_31 ),
        .mem_reg_33(\gen_ram[25].ram_n_29 ),
        .mem_reg_4(\gen_ram[13].ram_n_15 ),
        .mem_reg_5(\gen_ram[1].ram_n_12 ),
        .mem_reg_6(\gen_ram[13].ram_n_18 ),
        .mem_reg_7(\gen_ram[1].ram_n_14 ),
        .mem_reg_8(\gen_ram[13].ram_n_21 ),
        .mem_reg_9(\gen_ram[1].ram_n_16 ),
        .p_addr_curr1(p_addr_curr1),
        .p_addr_next1(p_addr_next1),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_wdata(s00_axi_wdata[23:16]),
        .\slv_reg10_reg[16] (\gen_ram[9].ram_n_10 ),
        .\slv_reg10_reg[17] (\gen_ram[9].ram_n_13 ),
        .\slv_reg10_reg[18] (\gen_ram[9].ram_n_16 ),
        .\slv_reg10_reg[19] (\gen_ram[9].ram_n_19 ),
        .\slv_reg10_reg[20] (\gen_ram[9].ram_n_22 ),
        .\slv_reg10_reg[21] (\gen_ram[9].ram_n_25 ),
        .\slv_reg10_reg[22] (\gen_ram[9].ram_n_28 ),
        .\slv_reg10_reg[23] (\gen_ram[9].ram_n_31 ),
        .\slv_reg12_reg[16] (\gen_ram[9].ram_n_8 ),
        .\slv_reg12_reg[16]_0 (\gen_ram[9].ram_n_9 ),
        .\slv_reg12_reg[17] (\gen_ram[9].ram_n_11 ),
        .\slv_reg12_reg[17]_0 (\gen_ram[9].ram_n_12 ),
        .\slv_reg12_reg[18] (\gen_ram[9].ram_n_14 ),
        .\slv_reg12_reg[18]_0 (\gen_ram[9].ram_n_15 ),
        .\slv_reg12_reg[19] (\gen_ram[9].ram_n_17 ),
        .\slv_reg12_reg[19]_0 (\gen_ram[9].ram_n_18 ),
        .\slv_reg12_reg[20] (\gen_ram[9].ram_n_20 ),
        .\slv_reg12_reg[20]_0 (\gen_ram[9].ram_n_21 ),
        .\slv_reg12_reg[21] (\gen_ram[9].ram_n_23 ),
        .\slv_reg12_reg[21]_0 (\gen_ram[9].ram_n_24 ),
        .\slv_reg12_reg[22] (\gen_ram[9].ram_n_26 ),
        .\slv_reg12_reg[22]_0 (\gen_ram[9].ram_n_27 ),
        .\slv_reg12_reg[23] (\p_rd_data1[9]_43 ),
        .\slv_reg12_reg[23]_0 (\gen_ram[9].ram_n_29 ),
        .\slv_reg12_reg[23]_1 (\gen_ram[9].ram_n_30 ),
        .\slv_reg12_reg[23]_2 (\slv_reg12_reg[31] [23:16]),
        .\slv_reg1_reg[0] (\gen_ram[24].ram_n_16 ),
        .\slv_reg2_reg[0] (mem_reg),
        .\slv_reg2_reg[0]_0 (\slv_reg2_reg[0]_8 ),
        .\slv_reg2_reg[0]_1 (\slv_reg2_reg[0]_9 ),
        .\slv_reg4_reg[16] (\gen_ram[25].ram_n_48 ),
        .\slv_reg4_reg[17] (\gen_ram[25].ram_n_49 ),
        .\slv_reg4_reg[18] (\gen_ram[25].ram_n_50 ),
        .\slv_reg4_reg[19] (\gen_ram[25].ram_n_51 ),
        .\slv_reg4_reg[20] (\gen_ram[25].ram_n_52 ),
        .\slv_reg4_reg[21] (\gen_ram[25].ram_n_53 ),
        .\slv_reg4_reg[22] (\gen_ram[25].ram_n_54 ),
        .\slv_reg4_reg[23] (\gen_ram[25].ram_n_55 ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
