<stg><name>lab5_z1</name>


<trans_list>

<trans id="65" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %d_in, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_in

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %store_ln6 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln6 = br void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln6 = icmp_eq  i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %add_ln6 = add i8 %i_1, i8 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln6 = br i1 %icmp_ln6, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="8">
<![CDATA[
.split:0 %zext_ln6 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %d_in_addr = getelementptr i16 %d_in, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_in_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="9">
<![CDATA[
.split:4 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:22 %store_ln6 = store i8 %add_ln6, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0">
<![CDATA[
:0 %ret_ln13 = ret

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="9">
<![CDATA[
.split:4 %d_in_load = load i9 %d_in_addr

]]></Node>
<StgValue><ssdm name="d_in_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:5 %xor_ln8 = xor i8 %i_1, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln8"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="8">
<![CDATA[
.split:6 %zext_ln8 = zext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:7 %d_in_addr_1 = getelementptr i16 %d_in, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="d_in_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="9">
<![CDATA[
.split:8 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="31" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="9">
<![CDATA[
.split:8 %d_in_load_1 = load i9 %d_in_addr_1

]]></Node>
<StgValue><ssdm name="d_in_load_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.split:9 %or_ln9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %i_1

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="9">
<![CDATA[
.split:10 %zext_ln9 = zext i9 %or_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %d_in_addr_2 = getelementptr i16 %d_in, i64 0, i64 %zext_ln9

]]></Node>
<StgValue><ssdm name="d_in_addr_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="9">
<![CDATA[
.split:12 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="9">
<![CDATA[
.split:12 %d_in_load_2 = load i9 %d_in_addr_2

]]></Node>
<StgValue><ssdm name="d_in_load_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
.split:13 %sext_ln10 = sext i8 %xor_ln8

]]></Node>
<StgValue><ssdm name="sext_ln10"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="9">
<![CDATA[
.split:14 %zext_ln10 = zext i9 %sext_ln10

]]></Node>
<StgValue><ssdm name="zext_ln10"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %d_in_addr_3 = getelementptr i16 %d_in, i64 0, i64 %zext_ln10

]]></Node>
<StgValue><ssdm name="d_in_addr_3"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="9">
<![CDATA[
.split:16 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln4"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="9">
<![CDATA[
.split:16 %d_in_load_3 = load i9 %d_in_addr_3

]]></Node>
<StgValue><ssdm name="d_in_load_3"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:17 %add_ln11 = add i16 %d_in_load_1, i16 %d_in_load

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:18 %add_ln11_1 = add i16 %d_in_load_2, i16 %d_in_load_3

]]></Node>
<StgValue><ssdm name="add_ln11_1"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split:19 %add_ln11_2 = add i16 %add_ln11_1, i16 %add_ln11

]]></Node>
<StgValue><ssdm name="add_ln11_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:20 %d_out_addr = getelementptr i16 %d_out, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="d_out_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
.split:21 %store_ln11 = store i16 %add_ln11_2, i7 %d_out_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.split:23 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="d_in" dir="0" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="d_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i" fromId="68" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="70" toId="9">
</dataflow>
<dataflow id="73" from="empty_1" to="spectopmodule_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="10">
</dataflow>
<dataflow id="76" from="d_in" to="specinterface_ln0" fromId="66" toId="10">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="81" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="82" toId="10">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="96" toId="11">
</dataflow>
<dataflow id="98" from="d_in" to="specmemcore_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specmemcore_ln0" fromId="99" toId="11">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specmemcore_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="104" from="StgValue_103" to="specmemcore_ln0" fromId="103" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="107" from="d_in" to="specbitsmap_ln0" fromId="66" toId="12">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="109" from="d_out" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="110" from="empty" to="specinterface_ln0" fromId="77" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="119" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="120" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="121" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="13">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="105" toId="14">
</dataflow>
<dataflow id="126" from="d_out" to="specbitsmap_ln0" fromId="67" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln6" fromId="127" toId="15">
</dataflow>
<dataflow id="129" from="i" to="store_ln6" fromId="8" toId="15">
</dataflow>
<dataflow id="130" from="i" to="i_1" fromId="8" toId="17">
</dataflow>
<dataflow id="131" from="i_1" to="icmp_ln6" fromId="17" toId="18">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln6" fromId="132" toId="18">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="19">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty" fromId="136" toId="19">
</dataflow>
<dataflow id="140" from="i_1" to="add_ln6" fromId="17" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="add_ln6" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="icmp_ln6" to="br_ln6" fromId="18" toId="21">
</dataflow>
<dataflow id="144" from="i_1" to="zext_ln6" fromId="17" toId="22">
</dataflow>
<dataflow id="145" from="d_in" to="d_in_addr" fromId="66" toId="23">
</dataflow>
<dataflow id="147" from="StgValue_146" to="d_in_addr" fromId="146" toId="23">
</dataflow>
<dataflow id="148" from="zext_ln6" to="d_in_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="149" from="d_in_addr" to="d_in_load" fromId="23" toId="24">
</dataflow>
<dataflow id="150" from="add_ln6" to="store_ln6" fromId="20" toId="25">
</dataflow>
<dataflow id="151" from="i" to="store_ln6" fromId="8" toId="25">
</dataflow>
<dataflow id="152" from="d_in_addr" to="d_in_load" fromId="23" toId="26">
</dataflow>
<dataflow id="153" from="i_1" to="xor_ln8" fromId="17" toId="27">
</dataflow>
<dataflow id="154" from="StgValue_132" to="xor_ln8" fromId="132" toId="27">
</dataflow>
<dataflow id="155" from="xor_ln8" to="zext_ln8" fromId="27" toId="28">
</dataflow>
<dataflow id="156" from="d_in" to="d_in_addr_1" fromId="66" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_146" to="d_in_addr_1" fromId="146" toId="29">
</dataflow>
<dataflow id="158" from="zext_ln8" to="d_in_addr_1" fromId="28" toId="29">
</dataflow>
<dataflow id="159" from="d_in_addr_1" to="d_in_load_1" fromId="29" toId="30">
</dataflow>
<dataflow id="160" from="d_in_addr_1" to="d_in_load_1" fromId="29" toId="31">
</dataflow>
<dataflow id="162" from="_ssdm_op_BitConcatenate.i9.i1.i8" to="or_ln9" fromId="161" toId="32">
</dataflow>
<dataflow id="164" from="StgValue_163" to="or_ln9" fromId="163" toId="32">
</dataflow>
<dataflow id="165" from="i_1" to="or_ln9" fromId="17" toId="32">
</dataflow>
<dataflow id="166" from="or_ln9" to="zext_ln9" fromId="32" toId="33">
</dataflow>
<dataflow id="167" from="d_in" to="d_in_addr_2" fromId="66" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_146" to="d_in_addr_2" fromId="146" toId="34">
</dataflow>
<dataflow id="169" from="zext_ln9" to="d_in_addr_2" fromId="33" toId="34">
</dataflow>
<dataflow id="170" from="d_in_addr_2" to="d_in_load_2" fromId="34" toId="35">
</dataflow>
<dataflow id="171" from="d_in_addr_2" to="d_in_load_2" fromId="34" toId="36">
</dataflow>
<dataflow id="172" from="xor_ln8" to="sext_ln10" fromId="27" toId="37">
</dataflow>
<dataflow id="173" from="sext_ln10" to="zext_ln10" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="d_in" to="d_in_addr_3" fromId="66" toId="39">
</dataflow>
<dataflow id="175" from="StgValue_146" to="d_in_addr_3" fromId="146" toId="39">
</dataflow>
<dataflow id="176" from="zext_ln10" to="d_in_addr_3" fromId="38" toId="39">
</dataflow>
<dataflow id="177" from="d_in_addr_3" to="d_in_load_3" fromId="39" toId="40">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecPipeline" to="specpipeline_ln4" fromId="178" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_84" to="specpipeline_ln4" fromId="84" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_79" to="specpipeline_ln4" fromId="79" toId="41">
</dataflow>
<dataflow id="182" from="StgValue_79" to="specpipeline_ln4" fromId="79" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_79" to="specpipeline_ln4" fromId="79" toId="41">
</dataflow>
<dataflow id="184" from="empty_0" to="specpipeline_ln4" fromId="82" toId="41">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="185" toId="42">
</dataflow>
<dataflow id="188" from="empty_2" to="specloopname_ln4" fromId="187" toId="42">
</dataflow>
<dataflow id="189" from="d_in_addr_3" to="d_in_load_3" fromId="39" toId="43">
</dataflow>
<dataflow id="190" from="d_in_load_1" to="add_ln11" fromId="31" toId="44">
</dataflow>
<dataflow id="191" from="d_in_load" to="add_ln11" fromId="26" toId="44">
</dataflow>
<dataflow id="192" from="d_in_load_2" to="add_ln11_1" fromId="36" toId="45">
</dataflow>
<dataflow id="193" from="d_in_load_3" to="add_ln11_1" fromId="43" toId="45">
</dataflow>
<dataflow id="194" from="add_ln11_1" to="add_ln11_2" fromId="45" toId="46">
</dataflow>
<dataflow id="195" from="add_ln11" to="add_ln11_2" fromId="44" toId="46">
</dataflow>
<dataflow id="196" from="d_out" to="d_out_addr" fromId="67" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_146" to="d_out_addr" fromId="146" toId="47">
</dataflow>
<dataflow id="198" from="zext_ln6" to="d_out_addr" fromId="22" toId="47">
</dataflow>
<dataflow id="199" from="add_ln11_2" to="store_ln11" fromId="46" toId="48">
</dataflow>
<dataflow id="200" from="d_out_addr" to="store_ln11" fromId="47" toId="48">
</dataflow>
<dataflow id="201" from="icmp_ln6" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="202" from="icmp_ln6" to="StgValue_3" fromId="18" toId="3">
</dataflow>
<dataflow id="203" from="icmp_ln6" to="StgValue_4" fromId="18" toId="4">
</dataflow>
<dataflow id="204" from="icmp_ln6" to="StgValue_5" fromId="18" toId="5">
</dataflow>
</dataflows>


</stg>
