{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 05 14:07:34 2012 " "Info: Processing started: Fri Oct 05 14:07:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off kk_bdf -c kk_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off kk_bdf -c kk_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "kk_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/kk_bdf.bdf" { { 168 48 216 184 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_rxd " "Info: Detected ripple clock \"clock:inst\|clk_rxd\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_rxd" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register kk:inst1\|dd\[1\] register kk:inst1\|led_out\[3\] 111.64 MHz 8.957 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 111.64 MHz between source register \"kk:inst1\|dd\[1\]\" and destination register \"kk:inst1\|led_out\[3\]\" (period= 8.957 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.248 ns + Longest register register " "Info: + Longest register to register delay is 8.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kk:inst1\|dd\[1\] 1 REG LC_X11_Y9_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N6; Fanout = 3; REG Node = 'kk:inst1\|dd\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kk:inst1|dd[1] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.621 ns) + CELL(0.747 ns) 3.368 ns kk:inst1\|Add0~2 2 COMB LC_X15_Y5_N1 1 " "Info: 2: + IC(2.621 ns) + CELL(0.747 ns) = 3.368 ns; Loc. = LC_X15_Y5_N1; Fanout = 1; COMB Node = 'kk:inst1\|Add0~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { kk:inst1|dd[1] kk:inst1|Add0~2 } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 4.183 ns kk:inst1\|Add0~5 3 COMB LC_X15_Y5_N2 5 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 4.183 ns; Loc. = LC_X15_Y5_N2; Fanout = 5; COMB Node = 'kk:inst1\|Add0~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { kk:inst1|Add0~2 kk:inst1|Add0~5 } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.200 ns) 5.192 ns kk:inst1\|led_out\[3\]~6 4 COMB LC_X15_Y5_N9 2 " "Info: 4: + IC(0.809 ns) + CELL(0.200 ns) = 5.192 ns; Loc. = LC_X15_Y5_N9; Fanout = 2; COMB Node = 'kk:inst1\|led_out\[3\]~6'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.009 ns" { kk:inst1|Add0~5 kk:inst1|led_out[3]~6 } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.465 ns) + CELL(0.591 ns) 8.248 ns kk:inst1\|led_out\[3\] 5 REG LC_X16_Y3_N3 2 " "Info: 5: + IC(2.465 ns) + CELL(0.591 ns) = 8.248 ns; Loc. = LC_X16_Y3_N3; Fanout = 2; REG Node = 'kk:inst1\|led_out\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.056 ns" { kk:inst1|led_out[3]~6 kk:inst1|led_out[3] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.353 ns ( 28.53 % ) " "Info: Total cell delay = 2.353 ns ( 28.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.895 ns ( 71.47 % ) " "Info: Total interconnect delay = 5.895 ns ( 71.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.248 ns" { kk:inst1|dd[1] kk:inst1|Add0~2 kk:inst1|Add0~5 kk:inst1|led_out[3]~6 kk:inst1|led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.248 ns" { kk:inst1|dd[1] {} kk:inst1|Add0~2 {} kk:inst1|Add0~5 {} kk:inst1|led_out[3]~6 {} kk:inst1|led_out[3] {} } { 0.000ns 2.621ns 0.000ns 0.809ns 2.465ns } { 0.000ns 0.747ns 0.815ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.020 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 9.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "kk_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/kk_bdf.bdf" { { 168 48 216 184 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X11_Y4_N8 13 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.918 ns) 9.020 ns kk:inst1\|led_out\[3\] 3 REG LC_X16_Y3_N3 2 " "Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X16_Y3_N3; Fanout = 2; REG Node = 'kk:inst1\|led_out\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.825 ns" { clock:inst|clk_rxd kk:inst1|led_out[3] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.42 % ) " "Info: Total cell delay = 3.375 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 62.58 % ) " "Info: Total interconnect delay = 5.645 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|led_out[3] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.020 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 9.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "kk_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/kk_bdf.bdf" { { 168 48 216 184 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X11_Y4_N8 13 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.918 ns) 9.020 ns kk:inst1\|dd\[1\] 3 REG LC_X11_Y9_N6 3 " "Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X11_Y9_N6; Fanout = 3; REG Node = 'kk:inst1\|dd\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.825 ns" { clock:inst|clk_rxd kk:inst1|dd[1] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.42 % ) " "Info: Total cell delay = 3.375 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 62.58 % ) " "Info: Total interconnect delay = 5.645 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|dd[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|dd[1] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|led_out[3] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|dd[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|dd[1] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.248 ns" { kk:inst1|dd[1] kk:inst1|Add0~2 kk:inst1|Add0~5 kk:inst1|led_out[3]~6 kk:inst1|led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.248 ns" { kk:inst1|dd[1] {} kk:inst1|Add0~2 {} kk:inst1|Add0~5 {} kk:inst1|led_out[3]~6 {} kk:inst1|led_out[3] {} } { 0.000ns 2.621ns 0.000ns 0.809ns 2.465ns } { 0.000ns 0.747ns 0.815ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|led_out[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|led_out[3] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|dd[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|dd[1] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in led_out\[5\] kk:inst1\|led_out\[5\] 14.310 ns register " "Info: tco from clock \"clk_in\" to destination pin \"led_out\[5\]\" through register \"kk:inst1\|led_out\[5\]\" is 14.310 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.020 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 10 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 10; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "kk_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/kk_bdf.bdf" { { 168 48 216 184 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_rxd 2 REG LC_X11_Y4_N8 13 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y4_N8; Fanout = 13; REG Node = 'clock:inst\|clk_rxd'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_rxd } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.907 ns) + CELL(0.918 ns) 9.020 ns kk:inst1\|led_out\[5\] 3 REG LC_X15_Y5_N4 2 " "Info: 3: + IC(3.907 ns) + CELL(0.918 ns) = 9.020 ns; Loc. = LC_X15_Y5_N4; Fanout = 2; REG Node = 'kk:inst1\|led_out\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.825 ns" { clock:inst|clk_rxd kk:inst1|led_out[5] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 37.42 % ) " "Info: Total cell delay = 3.375 ns ( 37.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.645 ns ( 62.58 % ) " "Info: Total interconnect delay = 5.645 ns ( 62.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|led_out[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|led_out[5] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.914 ns + Longest register pin " "Info: + Longest register to pin delay is 4.914 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kk:inst1\|led_out\[5\] 1 REG LC_X15_Y5_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y5_N4; Fanout = 2; REG Node = 'kk:inst1\|led_out\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kk:inst1|led_out[5] } "NODE_NAME" } } { "kk.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/kk.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.592 ns) + CELL(2.322 ns) 4.914 ns led_out\[5\] 2 PIN PIN_76 0 " "Info: 2: + IC(2.592 ns) + CELL(2.322 ns) = 4.914 ns; Loc. = PIN_76; Fanout = 0; PIN Node = 'led_out\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { kk:inst1|led_out[5] led_out[5] } "NODE_NAME" } } { "kk_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/kk_bdf.bdf" { { 168 656 832 184 "led_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 47.25 % ) " "Info: Total cell delay = 2.322 ns ( 47.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.592 ns ( 52.75 % ) " "Info: Total interconnect delay = 2.592 ns ( 52.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { kk:inst1|led_out[5] led_out[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { kk:inst1|led_out[5] {} led_out[5] {} } { 0.000ns 2.592ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.020 ns" { clk_in clock:inst|clk_rxd kk:inst1|led_out[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.020 ns" { clk_in {} clk_in~combout {} clock:inst|clk_rxd {} kk:inst1|led_out[5] {} } { 0.000ns 0.000ns 1.738ns 3.907ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.914 ns" { kk:inst1|led_out[5] led_out[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.914 ns" { kk:inst1|led_out[5] {} led_out[5] {} } { 0.000ns 2.592ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 05 14:07:34 2012 " "Info: Processing ended: Fri Oct 05 14:07:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
