xrun: 22.03-s012: (c) Copyright 1995-2023 Cadence Design Systems, Inc.
TOOL:	xrun	22.03-s012: Started on Apr 28, 2024 at 20:10:10 CDT
irun
	-f sim_cmd_line.f
		+access+rwc
		-timescale 1ns/1ns
		-R
		-coverage A
		-covoverwrite
		-covfile ./cov_conf.ccf
		-uvmhome /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv
		+UVM_VERBOSITY=UVM_LOW
	+UVM_TESTNAME=write_miss_replacement

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_LOW

xrun: *W,NCEXDEP: Executable (irun) is deprecated. Use (xrun) instead.
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/coe/cadence/XCELIUM/tools/xcelium/files/xmsimrc
xcelium> source /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.03-s012)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO ../uvm/top.sv(193) @ 0: reporter [TOP] Starting UVM test
UVM_INFO @ 0: reporter [RNTST] Running test write_miss_replacement...
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
---------------------------------------------------------------------
Name                        Type                     Size  Value     
---------------------------------------------------------------------
uvm_test_top                write_miss_replacement   -     @2931     
  tb                        env                      -     @3040     
    cpu[0]                  cpu_agent_c              -     @3072     
      driver                cpu_driver_c             -     @4892     
        rsp_port            uvm_analysis_port        -     @5043     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @4994     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @4215     
        mon_out             uvm_analysis_port        -     @4270     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @4306     
        rsp_export          uvm_analysis_export      -     @4363     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @4913     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[1]                  cpu_agent_c              -     @3071     
      driver                cpu_driver_c             -     @5759     
        rsp_port            uvm_analysis_port        -     @5904     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @5856     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5100     
        mon_out             uvm_analysis_port        -     @5148     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @5183     
        rsp_export          uvm_analysis_export      -     @5239     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @5779     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[2]                  cpu_agent_c              -     @3101     
      driver                cpu_driver_c             -     @6612     
        rsp_port            uvm_analysis_port        -     @6757     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @6709     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @5953     
        mon_out             uvm_analysis_port        -     @6001     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6036     
        rsp_export          uvm_analysis_export      -     @6092     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @6632     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    cpu[3]                  cpu_agent_c              -     @3131     
      driver                cpu_driver_c             -     @7465     
        rsp_port            uvm_analysis_port        -     @7610     
          recording_detail  integral                 32    'd1       
        seq_item_port       uvm_seq_item_pull_port   -     @7562     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      monitor               cpu_monitor_c            -     @6806     
        mon_out             uvm_analysis_port        -     @6854     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
      sequencer             cpu_sequencer_c          -     @6889     
        rsp_export          uvm_analysis_export      -     @6945     
          recording_detail  integral                 32    'd1       
        seq_item_export     uvm_seq_item_pull_imp    -     @7485     
          recording_detail  integral                 32    'd1       
        recording_detail    integral                 32    'd1       
        arbitration_queue   array                    0     -         
        lock_queue          array                    0     -         
        num_last_reqs       integral                 32    'd1       
        num_last_rsps       integral                 32    'd1       
      is_active             uvm_active_passive_enum  1     UVM_ACTIVE
      recording_detail      integral                 32    'd1       
    sb                      cache_scoreboard_c       -     @3918     
      sb_cpu0m              uvm_analysis_imp_cpu0m   -     @3984     
        recording_detail    integral                 32    'd1       
      sb_cpu1m              uvm_analysis_imp_cpu1m   -     @4035     
        recording_detail    integral                 32    'd1       
      sb_cpu2m              uvm_analysis_imp_cpu2m   -     @4084     
        recording_detail    integral                 32    'd1       
      sb_cpu3m              uvm_analysis_imp_cpu3m   -     @4133     
        recording_detail    integral                 32    'd1       
      sb_sbus               uvm_analysis_imp_sbus    -     @4182     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    sbus_monitor            system_bus_monitor_c     -     @3779     
      sbus_out              uvm_analysis_port        -     @3881     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
    vsequencer              virtual_sequencer_c      -     @3161     
      rsp_export            uvm_analysis_export      -     @3250     
        recording_detail    integral                 32    'd1       
      seq_item_export       uvm_seq_item_pull_imp    -     @3800     
        recording_detail    integral                 32    'd1       
      recording_detail      integral                 32    'd1       
      arbitration_queue     array                    0     -         
      lock_queue            array                    0     -         
      num_last_reqs         integral                 32    'd1       
      num_last_rsps         integral                 32    'd1       
    recording_detail        integral                 32    'd1       
---------------------------------------------------------------------

UVM_INFO ../test/write_miss_replacement.sv(19) @ 0: uvm_test_top [write_miss_replacement] Executing write_miss_replacement test
SDI/Verilog Transaction Recording Facility Version 22.03-s012
UVM_INFO ../uvm/system_bus_monitor_c.sv(240) @ 0: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] RUN Phase
UVM_INFO ../uvm/cache_scoreboard_c.sv(66) @ 0: uvm_test_top.tb.sb [cache_scoreboard_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[3].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[2].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[1].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/cpu_monitor_c.sv(251) @ 0: uvm_test_top.tb.cpu[0].monitor [cpu_monitor_c] RUN Phase
UVM_INFO ../uvm/cpu_driver_c.sv(48) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] RUN Phase
UVM_INFO ../uvm/virtual_seqs.sv(30) @ 0: uvm_test_top.tb.vsequencer@@write_miss_replacement_seq [write_miss_replacement_seq] raise_objection
UVM_INFO ../uvm/virtual_seqs.sv(31) @ 0: uvm_test_top.tb.vsequencer@@write_miss_replacement_seq [write_miss_replacement_seq] Main Processor=0	SP1=1	SP2=3
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 0: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8085                                                
  data                         integral           32    'h35369daa                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    0                                                    
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 175: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 185: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 205: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7999     
  dat           integral          32    'h35369daa
  address       integral          32    'h5000aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 205: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 205: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 205: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8006     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 225: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7910                                                
  data                         integral           32    'h374032de                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    225                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7997     
  dat           integral          32    'h374032de
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8014     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 565: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7892                                                
  data                         integral           32    'hb2aef6ba                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    565                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 805: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 835: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7954     
  dat           integral          32    'hb2aef6ba
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 835: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 835: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 835: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8057     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 855: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8016                                                
  data                         integral           32    'h268c5f7f                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    855                                                  
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 895: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 975: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 995: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8052     
  dat           integral          32    'h268c5f7f
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 995: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(430) @ 995: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity matched for this request
UVM_INFO ../uvm/cache_scoreboard_c.sv(431) @ 995: uvm_test_top.tb.sb [cache_scoreboard_c] Expected & Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8043     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 1015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 1015: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7931                                                
  data                         integral           32    'hd8916c22                                           
  address                      integral           32    'h5004aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    1015                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 1085: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2195: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7968                                                
  data                         integral           32    'h4980ad6a                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    2195                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7938     
  dat           integral          32    'h4980ad6a
  address       integral          32    'h5004aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 2425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7922     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5004aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h5000aaac
  proc_evict_dirty_blk_data  integral        32    'h35369daa
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2445: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7837                                                
  data                         integral           32    'hf8fe97e8                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    2445                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7930     
  dat           integral          32    'hf8fe97e8
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2675: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2695: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7833                                                
  data                         integral           32    'h373b01b1                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    2695                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 2915: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7860     
  dat           integral          32    'h373b01b1
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 2915: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 2915: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 2935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 2935: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8057                                                
  data                         integral           32    'h27b7c1b3                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    2935                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[0].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(515) @ 3095: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU0:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7822     
  dat           integral          32    'h27b7c1b3
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3095: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU0
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 3095: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3115: uvm_test_top.tb.cpu[0].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3115: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7823                                                
  data                         integral           32    'h118ec8fd                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    3115                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3285: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3295: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3315: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7821     
  dat           integral          32    'h118ec8fd
  address       integral          32    'h5000aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3315: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 3315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 3315: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8076     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h35369daa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3335: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7776                                                
  data                         integral           32    'hb28bccb6                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    3335                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3475: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3515: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7805     
  dat           integral          32    'hb28bccb6
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 3545: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hf8fe97e8 : rhs = 'h5555aaaa
UVM_INFO @ 3545: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7850 vs. expected@7919
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 3545: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 3545: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7919     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hf8fe97e8
  wr_data_snoop              integral        32    'hf8fe97e8
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 3545: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7850     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7777                                                
  data                         integral           32    'ha25c3b83                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    3565                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3715: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3755: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3765: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3785: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7838     
  dat           integral          32    'ha25c3b83
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3785: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 3785: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h373b01b1 : rhs = 'h5555aaaa
UVM_INFO @ 3785: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7801 vs. expected@7976
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 3785: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 3785: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7976     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h373b01b1
  wr_data_snoop              integral        32    'h373b01b1
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 3785: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7801     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3805: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3805: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8020                                                
  data                         integral           32    'h566a0f07                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    3805                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 3905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 3945: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 3955: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7798     
  dat           integral          32    'h566a0f07
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO @ 3975: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h27b7c1b3 : rhs = 'h5555aaaa
UVM_INFO @ 3975: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7812 vs. expected@8017
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8017     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h27b7c1b3
  wr_data_snoop              integral        32    'h27b7c1b3
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 3975: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7812     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 3995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 3995: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7791                                                
  data                         integral           32    'h5ca7098d                                           
  address                      integral           32    'h5004aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    3995                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 4035: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5145: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5145: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7807                                                
  data                         integral           32    'hfdbd1982                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5145                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 5225: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7844     
  dat           integral          32    'hfdbd1982
  address       integral          32    'h5004aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5225: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 5225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 5225: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8056     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5004aaac
  bus_req_snoop              integral        4     'h1       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h4980ad6a
  wr_data_snoop              integral        32    'h4980ad6a
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h5000aaac
  proc_evict_dirty_blk_data  integral        32    'h118ec8fd
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5245: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5245: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7750                                                
  data                         integral           32    'hf710b4c1                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5245                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7938     
  dat           integral          32    'hf710b4c1
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5385: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5405: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5405: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7888                                                
  data                         integral           32    'h2bb91421                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5405                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 5485: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8078     
  dat           integral          32    'h2bb91421
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5485: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5485: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5505: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5505: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8083                                                
  data                         integral           32    'hbec5bcc                                            
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5505                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[1].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(523) @ 5545: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU1:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7974     
  dat           integral          32    'hbec5bcc 
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5545: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU1
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 5545: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5565: uvm_test_top.tb.cpu[1].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5565: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7866                                                
  data                         integral           32    'h41d8cf45                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5565                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5655: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5665: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5685: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7973     
  dat           integral          32    'h41d8cf45
  address       integral          32    'h5000aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5685: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 5685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 5685: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7933     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h118ec8fd
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5705: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7725                                                
  data                         integral           32    'h9712ce8b                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5705                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 5865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 5905: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 5915: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7815     
  dat           integral          32    'h9712ce8b
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 5935: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hf710b4c1 : rhs = 'h5555aaaa
UVM_INFO @ 5935: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7871 vs. expected@7788
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7788     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hf710b4c1
  wr_data_snoop              integral        32    'hf710b4c1
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 5935: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7871     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 5955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 5955: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7796                                                
  data                         integral           32    'h5f17fe8d                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    5955                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6065: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6105: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6115: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7752     
  dat           integral          32    'h5f17fe8d
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 6135: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h2bb91421 : rhs = 'h5555aaaa
UVM_INFO @ 6135: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7792 vs. expected@7808
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7808     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h2bb91421
  wr_data_snoop              integral        32    'h2bb91421
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 6135: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7792     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6155: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7793                                                
  data                         integral           32    'h74a6b872                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    6155                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6275: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 6315: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 6325: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7740     
  dat           integral          32    'h74a6b872
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO @ 6345: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'hbec5bcc : rhs = 'h5555aaaa
UVM_INFO @ 6345: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7914 vs. expected@7804
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7804     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hbec5bcc 
  wr_data_snoop              integral        32    'hbec5bcc 
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 6345: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7914     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 6365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 6365: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7739                                                
  data                         integral           32    'h583b8f9                                            
  address                      integral           32    'h5004aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    6365                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 6525: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7635: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8042                                                
  data                         integral           32    'hcc5f7535                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    7635                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7813     
  dat           integral          32    'hcc5f7535
  address       integral          32    'h5004aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 7705: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7810     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5004aaac
  bus_req_snoop              integral        4     'h2       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hfdbd1982
  wr_data_snoop              integral        32    'hfdbd1982
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h5000aaac
  proc_evict_dirty_blk_data  integral        32    'h41d8cf45
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7725: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7713                                                
  data                         integral           32    'h3e3ee59e                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    7725                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7765: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7786     
  dat           integral          32    'h3e3ee59e
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7765: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7765: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 7785: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 7785: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7954                                                
  data                         integral           32    'ha6598a57                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    7785                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 7985: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7904     
  dat           integral          32    'ha6598a57
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 7985: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 7985: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8005: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8005: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8078                                                
  data                         integral           32    'ha14242cc                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    8005                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[2].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(531) @ 8155: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU2:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7803     
  dat           integral          32    'ha14242cc
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8155: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU2
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 8155: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8175: uvm_test_top.tb.cpu[2].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8175: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7889                                                
  data                         integral           32    'hb3380728                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    8175                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8435: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8445: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8465: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7820     
  dat           integral          32    'hb3380728
  address       integral          32    'h5000aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8465: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 8465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 8465: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7935     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h41d8cf45
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8485: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8485: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8146                                                
  data                         integral           32    'hc2559703                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    8485                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8685: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8725: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8735: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7869     
  dat           integral          32    'hc2559703
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 8755: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'h3e3ee59e : rhs = 'h5555aaaa
UVM_INFO @ 8755: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7976 vs. expected@7736
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 8755: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 8755: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7736     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h3e3ee59e
  wr_data_snoop              integral        32    'h3e3ee59e
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 8755: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7976     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5001aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7887                                                
  data                         integral           32    'h76815a34                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    8775                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8815: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 8855: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 8865: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7711     
  dat           integral          32    'h76815a34
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 8885: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'ha6598a57 : rhs = 'h5555aaaa
UVM_INFO @ 8885: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7794 vs. expected@8085
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @8085     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'ha6598a57
  wr_data_snoop              integral        32    'ha6598a57
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 8885: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7794     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5002aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 8905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 8905: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7780                                                
  data                         integral           32    'h1c2f3edc                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    8905                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 8965: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/system_bus_monitor_c.sv(359) @ 9005: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Bus read successful
UVM_INFO ../uvm/system_bus_monitor_c.sv(437) @ 9015: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet to be written
UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 9035: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7705     
  dat           integral          32    'h1c2f3edc
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 9035: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO @ 9035: reporter [MISCMP] Miscompare for expected.rd_data: lhs = 'ha14242cc : rhs = 'h5555aaaa
UVM_INFO @ 9035: reporter [MISCMP] 4 Miscompare(s) (1 shown) for object s_packet@7818 vs. expected@7817
UVM_ERROR ../uvm/cache_scoreboard_c.sv(433) @ 9035: uvm_test_top.tb.sb [cache_scoreboard_c] System bus activity MISMATCH!!!
UVM_INFO ../uvm/cache_scoreboard_c.sv(434) @ 9035: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7817     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'ha14242cc
  wr_data_snoop              integral        32    'ha14242cc
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(435) @ 9035: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7818     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5003aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 9055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 9055: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7698                                                
  data                         integral           32    'hf458d0a8                                           
  address                      integral           32    'h5004aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    9055                                                 
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/system_bus_monitor_c.sv(249) @ 9095: uvm_test_top.tb.sbus_monitor [system_bus_monitor_c] Packet creation triggered
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10205: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7962                                                
  data                         integral           32    'ha6043f45                                           
  address                      integral           32    'h5000aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    10205                                                
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10425: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @8038     
  dat           integral          32    'ha6043f45
  address       integral          32    'h5004aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10425: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_ERROR ../uvm/cache_scoreboard_c.sv(414) @ 10425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected activity is not observed on the system bus
UVM_INFO ../uvm/cache_scoreboard_c.sv(416) @ 10425: uvm_test_top.tb.sb [cache_scoreboard_c] Expected SBUS Packet 
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
expected                     sbus_packet_c   -     @7744     
  bus_req_type               bus_req_t       32    BUS_RDX   
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC3 
  req_address                integral        32    'h5004aaac
  bus_req_snoop              integral        4     'h4       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'hcc5f7535
  wr_data_snoop              integral        32    'hcc5f7535
  snoop_wr_req_flag          integral        1     'h1       
  cp_in_cache                integral        1     'h1       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h5000aaac
  proc_evict_dirty_blk_data  integral        32    'hb3380728
  proc_evict_dirty_blk_flag  integral        1     'h1       
-------------------------------------------------------------

UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10445: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @8160                                                
  data                         integral           32    'h3d407eb7                                           
  address                      integral           32    'h5001aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    10445                                                
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10555: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7814     
  dat           integral          32    'h3d407eb7
  address       integral          32    'h5001aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10555: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10555: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10575: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7874                                                
  data                         integral           32    'h7dea3197                                           
  address                      integral           32    'h5002aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    10575                                                
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10755: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7825     
  dat           integral          32    'h7dea3197
  address       integral          32    'h5002aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10755: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10755: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/cpu_driver_c.sv(66) @ 10775: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Input Data to Send:
-------------------------------------------------------------------------------------------------------------
Name                           Type               Size  Value                                                
-------------------------------------------------------------------------------------------------------------
trans                          cpu_transaction_c  -     @7904                                                
  data                         integral           32    'hae6f80a5                                           
  address                      integral           32    'h5003aaac                                           
  request_type                 request_t          1     WRITE_REQ                                            
  access_cache_type            access_cache_t     1     DCACHE_ACC                                           
  begin_time                   time               64    10775                                                
  depth                        int                32    'd2                                                  
  parent sequence (name)       string             26    write_miss_replacement_seq                           
  parent sequence (full name)  string             53    uvm_test_top.tb.vsequencer.write_miss_replacement_seq
  sequencer                    string             32    uvm_test_top.tb.cpu[3].sequencer                     
-------------------------------------------------------------------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(539) @ 10925: uvm_test_top.tb.sb [cache_scoreboard_c] cpu_mon_packet from CPU3:
--------------------------------------------------
Name            Type              Size  Value     
--------------------------------------------------
packet          cpu_mon_packet_c  -     @7829     
  dat           integral          32    'hae6f80a5
  address       integral          32    'h5003aaac
  num_cycles    integral          32    'h0       
  illegal       integral          1     'h0       
  request_type  request_t         1     WRITE_REQ 
  addr_type     addr_t            32    DCACHE    
--------------------------------------------------

UVM_INFO ../uvm/cache_scoreboard_c.sv(274) @ 10925: uvm_test_top.tb.sb [cache_scoreboard_c] CHECK_DATA CPU3
WRITE Request
UVM_INFO ../uvm/cache_scoreboard_c.sv(424) @ 10925: uvm_test_top.tb.sb [cache_scoreboard_c] No System bus activity expected!! match for this request
UVM_INFO ../uvm/cpu_driver_c.sv(83) @ 10945: uvm_test_top.tb.cpu[3].driver [cpu_driver_c] Ended Driving transaction
UVM_INFO ../uvm/virtual_seqs.sv(38) @ 10945: uvm_test_top.tb.vsequencer@@write_miss_replacement_seq [write_miss_replacement_seq] drop_objection
UVM_INFO /opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 10945: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_ERROR ../uvm/cache_scoreboard_c.sv(450) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Additional System Bus activity is observed for CPU0
UVM_INFO ../uvm/cache_scoreboard_c.sv(459) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 0:
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7999     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC0 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_ERROR ../uvm/cache_scoreboard_c.sv(450) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Additional System Bus activity is observed for CPU1
UVM_INFO ../uvm/cache_scoreboard_c.sv(459) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 0:
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @7840     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC1 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

UVM_ERROR ../uvm/cache_scoreboard_c.sv(450) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Additional System Bus activity is observed for CPU2
UVM_INFO ../uvm/cache_scoreboard_c.sv(459) @ 10945: uvm_test_top.tb.sb [cache_scoreboard_c] Received SBUS Packet 0:
-------------------------------------------------------------
Name                         Type            Size  Value     
-------------------------------------------------------------
s_packet                     sbus_packet_c   -     @8040     
  bus_req_type               bus_req_t       32    BUS_RD    
  bus_req_proc_num           bus_req_proc_t  32    REQ_PROC2 
  req_address                integral        32    'h5000aaac
  bus_req_snoop              integral        4     'h0       
  req_serviced_by            serv_by_t       32    SERV_L2   
  rd_data                    integral        32    'h5555aaaa
  wr_data_snoop              integral        32    'h0       
  snoop_wr_req_flag          integral        1     'h0       
  cp_in_cache                integral        1     'h0       
  shared                     integral        1     'h0       
  service_time               integral        32    'h0       
  proc_evict_dirty_blk_addr  integral        32    'h0       
  proc_evict_dirty_blk_data  integral        32    'h0       
  proc_evict_dirty_blk_flag  integral        1     'h0       
-------------------------------------------------------------

---Test Summary---

---Final Test Status---

Test FAIL
xmsim: *E,ERRSEV (../test/base_test.sv,65): (time 10945 NS).
top.base_test.report_phase
 _____ _    ___ _
|  ___/ \  |_ _| |
| |_ / _ \  | || |
|  _/ ___ \ | || |___
|_|/_/   \_\___|_____|


--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  269
UVM_WARNING :    0
UVM_ERROR :   19
UVM_FATAL :    0
** Report counts by id
[MISCMP]    18
[RNTST]     1
[TEST_DONE]     1
[TOP]     1
[UVMTOP]     1
[cache_scoreboard_c]   132
[cpu_driver_c]    76
[cpu_monitor_c]     4
[system_bus_monitor_c]    50
[write_miss_replacement]     1
[write_miss_replacement_seq]     3
Simulation complete via $finish(1) at time 10945 NS + 50
/opt/coe/cadence/XCELIUM/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  top(top)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_281e5ea7_1e686a04.ucm (reused)
  data               :  ./cov_work/scope/test/icc_281e5ea7_1e686a04.ucd
TOOL:	xrun	22.03-s012: Exiting on Apr 28, 2024 at 20:10:11 CDT  (total: 00:00:01)
