{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1466592211633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1466592211633 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 22 12:43:31 2016 " "Processing started: Wed Jun 22 12:43:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1466592211633 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1466592211633 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off portable -c portable --check_ios " "Command: quartus_fit --read_settings_files=on --write_settings_files=off portable -c portable --check_ios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1466592211633 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1466592211695 ""}
{ "Info" "0" "" "Project  = portable" {  } {  } 0 0 "Project  = portable" 0 0 "Fitter" 0 0 1466592211695 ""}
{ "Info" "0" "" "Revision = portable" {  } {  } 0 0 "Revision = portable" 0 0 "Fitter" 0 0 1466592211695 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1466592211902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "portable EP3C5E144C8 " "Selected device EP3C5E144C8 for design \"portable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1466592211918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466592211993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1466592211994 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212092 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592212092 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212093 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212093 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212093 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592212093 ""}
{ "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_MAIN" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 " "The input clock frequency specification of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is different from the output clock frequency specification of the source PLLs that are driving it" { { "Critical Warning" "WCUT_PLL_INCLK_SRC_PLL_OUT_CLK_FREQ_DIFF_DETAIL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 0 pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 0 100.0 MHz 0.0 MHz " "Input port inclk\[0\] of PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" and its source clk\[0\] (the output port of PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\") have different specified frequencies, 100.0 MHz and 0.0 MHz respectively" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } }  } 1 15043 "Input port inclk\[%2!d!\] of PLL \"%1!s!\" and its source clk\[%4!d!\] (the output port of PLL \"%3!s!\") have different specified frequencies, %5!s! and %6!s! respectively" 0 0 "Quartus II" 0 -1 1466592212105 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 1 15042 "The input clock frequency specification of PLL \"%1!s!\" is different from the output clock frequency specification of the source PLLs that are driving it" 0 0 "Fitter" 0 -1 1466592212105 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1466592212134 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10E144C8 " "Device EP3C10E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592212247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592212247 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1466592212247 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1466592212247 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1398 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592212249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1400 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592212249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1402 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592212249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1404 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592212249 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1406 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1466592212249 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1466592212249 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1466592212251 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212723 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] 2 25 0 0 " "Implementing clock multiplication of 2, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212723 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] port" {  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212723 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592212723 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 Cyclone III PLL " "Implemented PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] 1 10000 0 0 " "Implementing clock multiplication of 1, clock division of 10000, and phase shift of 0 degrees (0 ps) for pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1466592212723 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1466592212723 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_in~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clock_in~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 51 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1385 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_0:altpll_0|pll_altpll_0_altpll_1vn2:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2) " "Automatically promoted node pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 192 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:u0|pll_altpll_1:altpll_1|pll_altpll_1_altpll_b942:sd1|wire_pll7_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern  " "Automatically promoted node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern~0 " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk_intern~0" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk_intern~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1300 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk_intern } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern  " "Automatically promoted node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk~1 " "Destination node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk~1" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern~0 " "Destination node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|sclk_intern~0" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk_intern~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 56 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|sclk_intern } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk  " "Automatically promoted node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|sclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc1_sclk~output " "Destination node adc1_sclk~output" {  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 59 0 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc1_sclk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 1342 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 34 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "portable:p0\|SCANCTL:scan1\|FSO~0  " "Automatically promoted node portable:p0\|SCANCTL:scan1\|FSO~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|SCANCTL:scan1|FSO~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 612 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|spi:spi1\|ss " "Destination node portable:p0\|ADCCTL:adcctl1\|spi:spi1\|ss" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 35 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|spi:spi1|ss } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|START " "Destination node portable:p0\|ADCCTL:adcctl1\|START" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 31 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 303 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|n_RST " "Destination node portable:p0\|ADCCTL:adcctl1\|n_RST" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 29 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|n_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 305 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl1\|n_PWDN " "Destination node portable:p0\|ADCCTL:adcctl1\|n_PWDN" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 30 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl1|n_PWDN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|spi:spi1\|ss " "Destination node portable:p0\|ADCCTL:adcctl2\|spi:spi1\|ss" {  } { { "spi.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/spi.v" 35 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|spi:spi1|ss } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 489 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|START " "Destination node portable:p0\|ADCCTL:adcctl2\|START" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 31 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|START } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 555 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|n_RST " "Destination node portable:p0\|ADCCTL:adcctl2\|n_RST" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 29 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|n_RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 557 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|ADCCTL:adcctl2\|n_PWDN " "Destination node portable:p0\|ADCCTL:adcctl2\|n_PWDN" {  } { { "ADCCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/ADCCTL.v" 30 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|ADCCTL:adcctl2|n_PWDN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 559 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|UARTCTL:uc1\|tx_enable_ctr " "Destination node portable:p0\|UARTCTL:uc1\|tx_enable_ctr" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 28 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|UARTCTL:uc1|tx_enable_ctr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 390 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "portable:p0\|UARTCTL:uc1\|tx_data_ctr\[7\] " "Destination node portable:p0\|UARTCTL:uc1\|tx_data_ctr\[7\]" {  } { { "UARTCTL.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/UARTCTL.v" 133 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { portable:p0|UARTCTL:uc1|tx_data_ctr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1466592212755 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1466592212755 ""}  } { { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 74 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1466592212755 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 0 " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl " "Input port INCLK\[0\] of node \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is driven by pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl which is OUTCLK output port of Clock control block type node pll:u0\|pll_altpll_0:altpll_0\|pll_altpll_0_altpll_1vn2:sd1\|wire_pll7_clk\[0\]~clkctrl" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_0.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_0.v" 282 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 34 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Quartus II" 0 -1 1466592212786 ""}  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1466592212786 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 compensate_clock 0 " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1466592212786 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7 clk\[0\] out_1~output " "PLL \"pll:u0\|pll_altpll_1:altpll_1\|pll_altpll_1_altpll_b942:sd1\|pll7\" output port clk\[0\] feeds output pin \"out_1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 150 -1 0 } } { "db/ip/pll/submodules/pll_altpll_1.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/submodules/pll_altpll_1.v" 264 0 0 } } { "db/ip/pll/pll.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/db/ip/pll/pll.v" 48 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 88 0 0 } } { "portable_shell.v" "" { Text "C:/Users/bzhou/ownCloud/WorkSpace/FPGA/FPGA_portable 2.5 UART/portable_shell.v" 56 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1466592212786 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1466592213270 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1466592213645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "663 " "Peak virtual memory: 663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1466592213677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 22 12:43:33 2016 " "Processing ended: Wed Jun 22 12:43:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1466592213677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1466592213677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1466592213677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1466592213677 ""}
