<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2570" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2570{left:526px;bottom:68px;letter-spacing:0.11px;}
#t2_2570{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2570{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2570{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2570{left:69px;bottom:1088px;letter-spacing:-0.13px;}
#t6_2570{left:69px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#t7_2570{left:69px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.07px;}
#t8_2570{left:69px;bottom:1031px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t9_2570{left:69px;bottom:1008px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ta_2570{left:69px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tb_2570{left:69px;bottom:975px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tc_2570{left:69px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#td_2570{left:69px;bottom:935px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#te_2570{left:69px;bottom:918px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tf_2570{left:69px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tg_2570{left:69px;bottom:878px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#th_2570{left:69px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_2570{left:69px;bottom:839px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tj_2570{left:69px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_2570{left:69px;bottom:799px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tl_2570{left:69px;bottom:782px;letter-spacing:-0.16px;word-spacing:-1.07px;}
#tm_2570{left:69px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_2570{left:69px;bottom:730px;letter-spacing:-0.13px;}
#to_2570{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tp_2570{left:69px;bottom:689px;letter-spacing:-0.11px;}
#tq_2570{left:69px;bottom:652px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_2570{left:90px;bottom:634px;letter-spacing:-0.09px;}
#ts_2570{left:90px;bottom:616px;letter-spacing:-0.11px;}
#tt_2570{left:117px;bottom:597px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tu_2570{left:117px;bottom:579px;letter-spacing:-0.09px;}
#tv_2570{left:145px;bottom:561px;letter-spacing:-0.12px;}
#tw_2570{left:365px;bottom:561px;letter-spacing:-0.12px;}
#tx_2570{left:172px;bottom:542px;letter-spacing:-0.12px;}
#ty_2570{left:172px;bottom:524px;letter-spacing:-0.1px;}
#tz_2570{left:365px;bottom:524px;letter-spacing:-0.12px;}
#t10_2570{left:200px;bottom:506px;letter-spacing:-0.11px;}
#t11_2570{left:145px;bottom:487px;letter-spacing:-0.07px;}
#t12_2570{left:90px;bottom:469px;letter-spacing:-0.07px;}
#t13_2570{left:69px;bottom:451px;letter-spacing:-0.15px;}
#t14_2570{left:69px;bottom:432px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_2570{left:69px;bottom:396px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t16_2570{left:69px;bottom:377px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t17_2570{left:90px;bottom:359px;letter-spacing:-0.12px;}
#t18_2570{left:69px;bottom:341px;letter-spacing:-0.12px;}
#t19_2570{left:69px;bottom:322px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1a_2570{left:90px;bottom:304px;letter-spacing:-0.12px;}
#t1b_2570{left:69px;bottom:286px;letter-spacing:-0.15px;}
#t1c_2570{left:90px;bottom:267px;letter-spacing:-0.11px;}
#t1d_2570{left:90px;bottom:249px;letter-spacing:-0.11px;}
#t1e_2570{left:69px;bottom:231px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_2570{left:90px;bottom:212px;letter-spacing:-0.13px;}
#t1g_2570{left:69px;bottom:194px;letter-spacing:-0.15px;}
#t1h_2570{left:90px;bottom:176px;letter-spacing:-0.12px;}
#t1i_2570{left:69px;bottom:157px;letter-spacing:-0.13px;word-spacing:-0.04px;}

.s1_2570{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2570{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2570{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2570{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_2570{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_2570{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2570" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2570Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2570" style="-webkit-user-select: none;"><object width="935" height="1210" data="2570/2570.svg" type="image/svg+xml" id="pdf2570" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2570" class="t s1_2570">VPSRLVW/VPSRLVD/VPSRLVQâ€”Variable Bit Shift Right Logical </span>
<span id="t2_2570" class="t s2_2570">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2570" class="t s1_2570">5-608 </span><span id="t4_2570" class="t s1_2570">Vol. 2C </span>
<span id="t5_2570" class="t s3_2570">Description </span>
<span id="t6_2570" class="t s4_2570">Shifts the bits in the individual data elements (words, doublewords or quadword) in the first source operand to the </span>
<span id="t7_2570" class="t s4_2570">right by the count value of respective data elements in the second source operand. As the bits in the data elements </span>
<span id="t8_2570" class="t s4_2570">are shifted right, the empty high-order bits are cleared (set to 0). </span>
<span id="t9_2570" class="t s4_2570">The count values are specified individually in each data element of the second source operand. If the unsigned </span>
<span id="ta_2570" class="t s4_2570">integer value specified in the respective data element of the second source operand is greater than 15 (for word), </span>
<span id="tb_2570" class="t s4_2570">31 (for doublewords), or 63 (for a quadword), then the destination data element are written with 0. </span>
<span id="tc_2570" class="t s4_2570">VEX.128 encoded version: The destination and first source operands are XMM registers. The count operand can be </span>
<span id="td_2570" class="t s4_2570">either an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register </span>
<span id="te_2570" class="t s4_2570">are zeroed. </span>
<span id="tf_2570" class="t s4_2570">VEX.256 encoded version: The destination and first source operands are YMM registers. The count operand can be </span>
<span id="tg_2570" class="t s4_2570">either an YMM register or a 256-bit memory. Bits (MAXVL-1:256) of the corresponding ZMM register are zeroed. </span>
<span id="th_2570" class="t s4_2570">EVEX encoded VPSRLVD/Q: The destination and first source operands are ZMM/YMM/XMM registers. The count </span>
<span id="ti_2570" class="t s4_2570">operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512-bit vector broad- </span>
<span id="tj_2570" class="t s4_2570">casted from a 32/64-bit memory location. The destination is conditionally updated with writemask k1. </span>
<span id="tk_2570" class="t s4_2570">EVEX encoded VPSRLVW: The destination and first source operands are ZMM/YMM/XMM registers. The count </span>
<span id="tl_2570" class="t s4_2570">operand can be either a ZMM/YMM/XMM register, a 512/256/128-bit memory location. The destination is condition- </span>
<span id="tm_2570" class="t s4_2570">ally updated with writemask k1. </span>
<span id="tn_2570" class="t s3_2570">Operation </span>
<span id="to_2570" class="t s5_2570">VPSRLVW (EVEX encoded version) </span>
<span id="tp_2570" class="t s6_2570">(KL, VL) = (8, 128), (16, 256), (32, 512) </span>
<span id="tq_2570" class="t s6_2570">FOR j := 0 TO KL-1 </span>
<span id="tr_2570" class="t s6_2570">i := j * 16 </span>
<span id="ts_2570" class="t s6_2570">IF k1[j] OR *no writemask* </span>
<span id="tt_2570" class="t s6_2570">THEN DEST[i+15:i] := ZeroExtend(SRC1[i+15:i] &gt;&gt; SRC2[i+15:i]) </span>
<span id="tu_2570" class="t s6_2570">ELSE </span>
<span id="tv_2570" class="t s6_2570">IF *merging-masking* </span><span id="tw_2570" class="t s6_2570">; merging-masking </span>
<span id="tx_2570" class="t s6_2570">THEN *DEST[i+15:i] remains unchanged* </span>
<span id="ty_2570" class="t s6_2570">ELSE </span><span id="tz_2570" class="t s6_2570">; zeroing-masking </span>
<span id="t10_2570" class="t s6_2570">DEST[i+15:i] := 0 </span>
<span id="t11_2570" class="t s6_2570">FI </span>
<span id="t12_2570" class="t s6_2570">FI; </span>
<span id="t13_2570" class="t s6_2570">ENDFOR; </span>
<span id="t14_2570" class="t s6_2570">DEST[MAXVL-1:VL] := 0; </span>
<span id="t15_2570" class="t s5_2570">VPSRLVD (VEX.128 version) </span>
<span id="t16_2570" class="t s6_2570">COUNT_0 := SRC2[31 : 0] </span>
<span id="t17_2570" class="t s6_2570">(* Repeat Each COUNT_i for the 2nd through 4th dwords of SRC2*) </span>
<span id="t18_2570" class="t s6_2570">COUNT_3 := SRC2[127 : 96]; </span>
<span id="t19_2570" class="t s6_2570">IF COUNT_0 &lt; 32 THEN </span>
<span id="t1a_2570" class="t s6_2570">DEST[31:0] := ZeroExtend(SRC1[31:0] &gt;&gt; COUNT_0); </span>
<span id="t1b_2570" class="t s6_2570">ELSE </span>
<span id="t1c_2570" class="t s6_2570">DEST[31:0] := 0; </span>
<span id="t1d_2570" class="t s6_2570">(* Repeat shift operation for 2nd through 4th dwords *) </span>
<span id="t1e_2570" class="t s6_2570">IF COUNT_3 &lt; 32 THEN </span>
<span id="t1f_2570" class="t s6_2570">DEST[127:96] := ZeroExtend(SRC1[127:96] &gt;&gt; COUNT_3); </span>
<span id="t1g_2570" class="t s6_2570">ELSE </span>
<span id="t1h_2570" class="t s6_2570">DEST[127:96] := 0; </span>
<span id="t1i_2570" class="t s6_2570">DEST[MAXVL-1:128] := 0; </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
