Analysis & Synthesis report for Clock_240_tx
Sun Feb 23 13:05:21 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_7_d
 12. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_6_d
 13. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_5_d
 14. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_4_d
 15. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_3_d
 16. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_2_d
 17. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_1_d
 18. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_0_d
 19. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_d
 20. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_7
 21. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_6
 22. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_5
 23. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_4
 24. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_3
 25. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_2
 26. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_1
 27. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_0
 28. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha
 29. State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|RNRZ_L:scrambler|state
 30. Registers Removed During Synthesis
 31. Removed Registers Triggering Further Register Optimizations
 32. General Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated
 36. Source assignments for ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated
 37. Source assignments for ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated
 38. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated
 39. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated
 40. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated
 41. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated
 42. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated
 43. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated
 44. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated
 45. Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated
 46. Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated
 47. Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated
 48. Source assignments for ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2
 49. Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4
 50. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component
 51. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component
 52. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component
 63. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component
 64. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component
 65. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component
 66. Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component
 67. Parameter Settings for Inferred Entity Instance: ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0
 68. Parameter Settings for Inferred Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0
 69. lpm_mult Parameter Settings by Entity Instance
 70. altpll Parameter Settings by Entity Instance
 71. altsyncram Parameter Settings by Entity Instance
 72. altshift_taps Parameter Settings by Entity Instance
 73. Port Connectivity Checks: "serial_IFC:SPI"
 74. Port Connectivity Checks: "Internal_Data_Gen:internal"
 75. Port Connectivity Checks: "ARTM_tx_240:transmitter|multiplier_14_12:scale"
 76. Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult"
 77. Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult"
 78. Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier"
 79. Port Connectivity Checks: "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop"
 80. Port Connectivity Checks: "ARTM_tx_240:transmitter|RNRZ_L:scrambler"
 81. Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2"
 82. Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER"
 83. Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc"
 84. Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"
 85. Port Connectivity Checks: "ARTM_tx_240:transmitter"
 86. Elapsed Time Per Partition
 87. Analysis & Synthesis Messages
 88. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb 23 13:05:21 2014       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; Clock_240_tx                                ;
; Top-level Entity Name              ; Clock_240_tx                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,381                                       ;
;     Total combinational functions  ; 2,018                                       ;
;     Dedicated logic registers      ; 1,582                                       ;
; Total registers                    ; 1582                                        ;
; Total pins                         ; 46                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 221,267                                     ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22I7        ;                    ;
; Top-level entity name                                                      ; Clock_240_tx       ; Clock_240_tx       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; SOQPSK_LU7.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU7.v                    ;         ;
; SOQPSK_LU6.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU6.v                    ;         ;
; SOQPSK_LU5.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU5.v                    ;         ;
; SOQPSK_LU4.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU4.v                    ;         ;
; SOQPSK_LU3.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU3.v                    ;         ;
; SOQPSK_LU2.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU2.v                    ;         ;
; SOQPSK_LU1.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU1.v                    ;         ;
; SOQPSK_LU0.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU0.v                    ;         ;
; SIN_ROM_2_cy.v                   ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SIN_ROM_2_cy.v                  ;         ;
; serial_IFC.v                     ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/serial_IFC.v                    ;         ;
; RNRZ_L.v                         ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/RNRZ_L.v                        ;         ;
; PLL_10_240.v                     ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/PLL_10_240.v                    ;         ;
; NCO_32.v                         ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/NCO_32.v                        ;         ;
; multiplier_14_12.v               ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/multiplier_14_12.v              ;         ;
; multiplier_1_st.v                ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/multiplier_1_st.v               ;         ;
; mult_24_8.v                      ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/mult_24_8.v                     ;         ;
; Internal_Data_Gen.v              ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/Internal_Data_Gen.v             ;         ;
; frequency_translate_cyclone_2.v  ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/frequency_translate_cyclone_2.v ;         ;
; frequency_est_240.v              ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/frequency_est_240.v             ;         ;
; FM.v                             ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/FM.v                            ;         ;
; data_transition_pll_240.v        ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/data_transition_pll_240.v       ;         ;
; COS_ROM_2_cy.v                   ; yes             ; User Wizard-Generated File             ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/COS_ROM_2_cy.v                  ;         ;
; Clock_240_tx.v                   ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/Clock_240_tx.v                  ;         ;
; ARTM_tx_240.v                    ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/ARTM_tx_240.v                   ;         ;
; Add_32.v                         ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/Add_32.v                        ;         ;
; ACCUM_32.v                       ; yes             ; User Verilog HDL File                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/ACCUM_32.v                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mult.tdf                                    ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/aglobal131.inc                                  ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/multcore.inc                                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; db/mult_u4p.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/mult_u4p.tdf                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/pll_10_240_altpll.v           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/pll_10_240_altpll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_i531.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_i531.tdf          ;         ;
; FM.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/FM.mif                          ;         ;
; db/altsyncram_gl31.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_gl31.tdf          ;         ;
; SOQPSK_0.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_0.mif                    ;         ;
; db/altsyncram_qe91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_qe91.tdf          ;         ;
; SOQPSK_1.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_1.mif                    ;         ;
; db/altsyncram_re91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_re91.tdf          ;         ;
; SOQPSK_2.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_2.mif                    ;         ;
; db/altsyncram_se91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_se91.tdf          ;         ;
; SOQPSK_3.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_3.mif                    ;         ;
; db/altsyncram_te91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_te91.tdf          ;         ;
; SOQPSK_4.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_4.mif                    ;         ;
; db/altsyncram_ue91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_ue91.tdf          ;         ;
; SOQPSK_5.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_5.mif                    ;         ;
; db/altsyncram_ve91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_ve91.tdf          ;         ;
; SOQPSK_6.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_6.mif                    ;         ;
; db/altsyncram_0f91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_0f91.tdf          ;         ;
; SOQPSK_7.mif                     ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_7.mif                    ;         ;
; db/altsyncram_gk91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_gk91.tdf          ;         ;
; COS_rom_2.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/COS_rom_2.mif                   ;         ;
; db/altsyncram_lk91.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_lk91.tdf          ;         ;
; SIN_rom_2.mif                    ; yes             ; Auto-Found Memory Initialization File  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SIN_rom_2.mif                   ;         ;
; db/mult_96p.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/mult_96p.tdf                 ;         ;
; db/mult_b6p.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/mult_b6p.tdf                 ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/altshift_taps.tdf                               ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/cad/altera/ver_13p1/quartus/libraries/megafunctions/lpm_constant.inc                                ;         ;
; db/shift_taps_d6m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/shift_taps_d6m.tdf           ;         ;
; db/altsyncram_ud81.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_ud81.tdf          ;         ;
; db/cntr_4pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/cntr_4pf.tdf                 ;         ;
; db/shift_taps_e6m.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/shift_taps_e6m.tdf           ;         ;
; db/altsyncram_5l31.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/altsyncram_5l31.tdf          ;         ;
; db/add_sub_24e.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/add_sub_24e.tdf              ;         ;
; db/cntr_6pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/cntr_6pf.tdf                 ;         ;
; db/cmpr_ogc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/db/cmpr_ogc.tdf                 ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,381                                                                                                                          ;
;                                             ;                                                                                                                                ;
; Total combinational functions               ; 2018                                                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                                                                ;
;     -- 4 input functions                    ; 619                                                                                                                            ;
;     -- 3 input functions                    ; 778                                                                                                                            ;
;     -- <=2 input functions                  ; 621                                                                                                                            ;
;                                             ;                                                                                                                                ;
; Logic elements by mode                      ;                                                                                                                                ;
;     -- normal mode                          ; 1292                                                                                                                           ;
;     -- arithmetic mode                      ; 726                                                                                                                            ;
;                                             ;                                                                                                                                ;
; Total registers                             ; 1582                                                                                                                           ;
;     -- Dedicated logic registers            ; 1582                                                                                                                           ;
;     -- I/O registers                        ; 0                                                                                                                              ;
;                                             ;                                                                                                                                ;
; I/O pins                                    ; 46                                                                                                                             ;
; Total memory bits                           ; 221267                                                                                                                         ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                                              ;
; Total PLLs                                  ; 1                                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Maximum fan-out node                        ; ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1790                                                                                                                           ;
; Total fan-out                               ; 12168                                                                                                                          ;
; Average fan-out                             ; 3.12                                                                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Clock_240_tx                                         ; 2018 (29)         ; 1582 (42)    ; 221267      ; 6            ; 0       ; 3         ; 46   ; 0            ; |Clock_240_tx                                                                                                                                                            ; work         ;
;    |ARTM_tx_240:transmitter|                          ; 1846 (818)        ; 1380 (542)   ; 221267      ; 6            ; 0       ; 3         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter                                                                                                                                    ; work         ;
;       |FM:FM_PCM_phase_0|                             ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_0                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component                                                                                  ; work         ;
;             |altsyncram_i531:auto_generated|          ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated                                                   ; work         ;
;       |FM:FM_PCM_phase_1|                             ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_1                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component                                                                                  ; work         ;
;             |altsyncram_i531:auto_generated|          ; 0 (0)             ; 0 (0)        ; 28672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated                                                   ; work         ;
;       |PLL_10_240:phase_locked_loop|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop                                                                                                       ; work         ;
;          |altpll:altpll_component|                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component                                                                               ; work         ;
;             |PLL_10_240_altpll:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated                                              ; work         ;
;       |RNRZ_L:scrambler|                              ; 1 (1)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|RNRZ_L:scrambler                                                                                                                   ; work         ;
;       |SOQPSK_LU0:soqpsk_lu0|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_gl31:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated                                               ; work         ;
;       |SOQPSK_LU1:soqpsk_lu1|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_qe91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated                                               ; work         ;
;       |SOQPSK_LU2:soqpsk_lu2|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_re91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated                                               ; work         ;
;       |SOQPSK_LU3:soqpsk_lu3|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_se91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated                                               ; work         ;
;       |SOQPSK_LU4:soqpsk_lu4|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_te91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated                                               ; work         ;
;       |SOQPSK_LU5:soqpsk_lu5|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_ue91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated                                               ; work         ;
;       |SOQPSK_LU6:soqpsk_lu6|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_ve91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated                                               ; work         ;
;       |SOQPSK_LU7:soqpsk_lu7|                         ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_0f91:auto_generated|          ; 0 (0)             ; 0 (0)        ; 7168        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated                                               ; work         ;
;       |altshift_taps:sine_O_d_rtl_0|                  ; 1 (0)             ; 1 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0                                                                                                       ; work         ;
;          |shift_taps_d6m:auto_generated|              ; 1 (0)             ; 1 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated                                                                         ; work         ;
;             |altsyncram_ud81:altsyncram2|             ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2                                             ; work         ;
;             |cntr_4pf:cntr1|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|cntr_4pf:cntr1                                                          ; work         ;
;       |data_transition_pll_240:detect_bit_rate|       ; 941 (289)         ; 740 (184)    ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate                                                                                            ; work         ;
;          |ACCUM_32:accum|                             ; 58 (58)           ; 57 (57)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum                                                                             ; work         ;
;          |Add_32:add_a|                               ; 80 (80)           ; 79 (79)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a                                                                               ; work         ;
;          |Add_32:add_b|                               ; 66 (66)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b                                                                               ; work         ;
;          |Add_32:add_c|                               ; 34 (34)           ; 77 (77)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c                                                                               ; work         ;
;          |NCO_32:osc|                                 ; 52 (52)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc                                                                                 ; work         ;
;          |frequency_est_240:freq_est2|                ; 323 (323)         ; 148 (148)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2                                                                ; work         ;
;          |mult_24_8:SCALER|                           ; 39 (0)            ; 66 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER                                                                           ; work         ;
;             |lpm_mult:lpm_mult_component|             ; 39 (0)            ; 66 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component                                               ; work         ;
;                |mult_u4p:auto_generated|              ; 39 (39)           ; 66 (66)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated                       ; work         ;
;       |frequency_translate_cyclone_2:produce_carrier| ; 85 (78)           ; 82 (78)      ; 106547      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier                                                                                      ; work         ;
;          |COS_ROM_2_cy:cos_rom|                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom                                                                 ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component                                 ; work         ;
;                |altsyncram_gk91:auto_generated|       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated  ; work         ;
;          |SIN_ROM_2_cy:sin_rom|                       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom                                                                 ; work         ;
;             |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component                                 ; work         ;
;                |altsyncram_lk91:auto_generated|       ; 0 (0)             ; 0 (0)        ; 53248       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated  ; work         ;
;          |altshift_taps:cosine_rtl_0|                 ; 7 (0)             ; 4 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0                                                           ; work         ;
;             |shift_taps_e6m:auto_generated|           ; 7 (2)             ; 4 (2)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated                             ; work         ;
;                |altsyncram_5l31:altsyncram4|          ; 0 (0)             ; 0 (0)        ; 51          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4 ; work         ;
;                |cntr_6pf:cntr1|                       ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|cntr_6pf:cntr1              ; work         ;
;       |multiplier_14_12:scale|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|multiplier_14_12:scale                                                                                                             ; work         ;
;          |lpm_mult:lpm_mult_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component                                                                                 ; work         ;
;             |mult_b6p:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Clock_240_tx|ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated                                                         ; work         ;
;    |Internal_Data_Gen:internal|                       ; 44 (44)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|Internal_Data_Gen:internal                                                                                                                                 ; work         ;
;    |serial_IFC:SPI|                                   ; 99 (99)           ; 141 (141)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Clock_240_tx|serial_IFC:SPI                                                                                                                                             ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; Name                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+
; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 2048         ; 14           ; --           ; --           ; 28672 ; FM.mif        ;
; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated|ALTSYNCRAM                                                   ; AUTO ; ROM              ; 2048         ; 14           ; --           ; --           ; 28672 ; FM.mif        ;
; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_0.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_1.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_2.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_3.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_4.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_5.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_6.mif  ;
; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 512          ; 14           ; --           ; --           ; 7168  ; SOQPSK_7.mif  ;
; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2|ALTSYNCRAM                                             ; AUTO ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32    ; None          ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248 ; COS_rom_2.mif ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 4096         ; 13           ; --           ; --           ; 53248 ; SIN_rom_2.mif ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 17           ; 3            ; 17           ; 51    ; None          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                              ; IP Include File                                                                           ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_0                                                      ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/FM.v               ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|FM:FM_PCM_phase_1                                                      ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/FM.v               ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER               ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/mult_24_8.v        ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop                                           ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/PLL_10_240.v       ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/multiplier_1_st.v  ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom     ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/COS_ROM_2_cy.v     ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/multiplier_1_st.v  ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom     ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SIN_ROM_2_cy.v     ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|multiplier_14_12:scale                                                 ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/multiplier_14_12.v ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU0.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU1.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU2.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU3.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU4.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU5.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU6.v       ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |Clock_240_tx|ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7                                                  ; D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/SOQPSK_LU7.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_7_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_7_d.11 ; alpha_7_d.10 ; alpha_7_d.01 ; alpha_7_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_7_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_7_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_7_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_7_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_6_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_6_d.11 ; alpha_6_d.10 ; alpha_6_d.01 ; alpha_6_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_6_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_6_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_6_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_6_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_5_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_5_d.11 ; alpha_5_d.10 ; alpha_5_d.01 ; alpha_5_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_5_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_5_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_5_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_5_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_4_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_4_d.11 ; alpha_4_d.10 ; alpha_4_d.01 ; alpha_4_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_4_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_4_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_4_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_4_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_3_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_3_d.11 ; alpha_3_d.10 ; alpha_3_d.01 ; alpha_3_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_3_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_3_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_3_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_3_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_2_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_2_d.11 ; alpha_2_d.10 ; alpha_2_d.01 ; alpha_2_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_2_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_2_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_2_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_2_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_1_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_1_d.11 ; alpha_1_d.10 ; alpha_1_d.01 ; alpha_1_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_1_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_1_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_1_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_1_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_0_d          ;
+--------------+--------------+--------------+--------------+--------------+
; Name         ; alpha_0_d.11 ; alpha_0_d.10 ; alpha_0_d.01 ; alpha_0_d.00 ;
+--------------+--------------+--------------+--------------+--------------+
; alpha_0_d.00 ; 0            ; 0            ; 0            ; 0            ;
; alpha_0_d.01 ; 0            ; 0            ; 1            ; 1            ;
; alpha_0_d.10 ; 0            ; 1            ; 0            ; 1            ;
; alpha_0_d.11 ; 1            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_d ;
+------------+------------+------------+------------------------+
; Name       ; alpha_d.01 ; alpha_d.11 ; alpha_d.00             ;
+------------+------------+------------+------------------------+
; alpha_d.00 ; 0          ; 0          ; 0                      ;
; alpha_d.01 ; 1          ; 0          ; 1                      ;
; alpha_d.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_7 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_7.01 ; alpha_7.11 ; alpha_7.00             ;
+------------+------------+------------+------------------------+
; alpha_7.00 ; 0          ; 0          ; 0                      ;
; alpha_7.01 ; 1          ; 0          ; 1                      ;
; alpha_7.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_6 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_6.01 ; alpha_6.11 ; alpha_6.00             ;
+------------+------------+------------+------------------------+
; alpha_6.00 ; 0          ; 0          ; 0                      ;
; alpha_6.01 ; 1          ; 0          ; 1                      ;
; alpha_6.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_5 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_5.01 ; alpha_5.11 ; alpha_5.00             ;
+------------+------------+------------+------------------------+
; alpha_5.00 ; 0          ; 0          ; 0                      ;
; alpha_5.01 ; 1          ; 0          ; 1                      ;
; alpha_5.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_4 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_4.01 ; alpha_4.11 ; alpha_4.00             ;
+------------+------------+------------+------------------------+
; alpha_4.00 ; 0          ; 0          ; 0                      ;
; alpha_4.01 ; 1          ; 0          ; 1                      ;
; alpha_4.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_3 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_3.01 ; alpha_3.11 ; alpha_3.00             ;
+------------+------------+------------+------------------------+
; alpha_3.00 ; 0          ; 0          ; 0                      ;
; alpha_3.01 ; 1          ; 0          ; 1                      ;
; alpha_3.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_2 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_2.01 ; alpha_2.11 ; alpha_2.00             ;
+------------+------------+------------+------------------------+
; alpha_2.00 ; 0          ; 0          ; 0                      ;
; alpha_2.01 ; 1          ; 0          ; 1                      ;
; alpha_2.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_1 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_1.01 ; alpha_1.11 ; alpha_1.00             ;
+------------+------------+------------+------------------------+
; alpha_1.00 ; 0          ; 0          ; 0                      ;
; alpha_1.01 ; 1          ; 0          ; 1                      ;
; alpha_1.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha_0 ;
+------------+------------+------------+------------------------+
; Name       ; alpha_0.01 ; alpha_0.11 ; alpha_0.00             ;
+------------+------------+------------+------------------------+
; alpha_0.00 ; 0          ; 0          ; 0                      ;
; alpha_0.01 ; 1          ; 0          ; 1                      ;
; alpha_0.11 ; 0          ; 1          ; 1                      ;
+------------+------------+------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|alpha ;
+----------+----------+----------+----------------------------+
; Name     ; alpha.01 ; alpha.11 ; alpha.00                   ;
+----------+----------+----------+----------------------------+
; alpha.00 ; 0        ; 0        ; 0                          ;
; alpha.01 ; 1        ; 0        ; 1                          ;
; alpha.11 ; 0        ; 1        ; 1                          ;
+----------+----------+----------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |Clock_240_tx|ARTM_tx_240:transmitter|RNRZ_L:scrambler|state ;
+-----------+-----------+-----------+-----------+------------------------------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000                    ;
+-----------+-----------+-----------+-----------+------------------------------+
; state.000 ; 0         ; 0         ; 0         ; 0                            ;
; state.001 ; 0         ; 0         ; 1         ; 1                            ;
; state.010 ; 0         ; 1         ; 0         ; 1                            ;
; state.011 ; 1         ; 0         ; 0         ; 1                            ;
+-----------+-----------+-----------+-----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARTM_tx_240:transmitter|ph_roll_7[1..7]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|rst                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|ph_roll_0[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_1[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_2[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_3[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_4[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_5[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_6[0]                                                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_7[0,8..11]                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_6[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_5[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_4[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_3[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_2[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_1[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|ph_roll_0[1..11]                                                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; ARTM_tx_240:transmitter|rst_d                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sin_rom_plus[13]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[0]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cos_rom_plus[13]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[1..31]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|rst_dd                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; serial_IFC:SPI|bit_rate[30,31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[21]                                      ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|state[4]                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_2[14,15]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|roll_total_1[0..11]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|roll_total_2[0..11]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe108 ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe110 ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|roll_total_d[0..11]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|roll_total_dd[0..11]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|roll_total_ddd[0..11]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_accum[0..16]                                                     ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|data_clk_d                                                                                          ; Merged with ARTM_tx_240:transmitter|phase_31_d                                                                                                           ;
; ARTM_tx_240:transmitter|sym_phase_ms10_d[9]                                                                                                  ; Merged with ARTM_tx_240:transmitter|phase_31_d                                                                                                           ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_accum[17..31]                                                    ; Merged with ARTM_tx_240:transmitter|fm_phase_of[0]                                                                                                       ;
; ARTM_tx_240:transmitter|sym_count_dd[0]                                                                                                      ; Merged with ARTM_tx_240:transmitter|select_6[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_4[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_6[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_2[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_6[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_0[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_6[0]                                                                                                          ;
; ARTM_tx_240:transmitter|sym_count_dd[1]                                                                                                      ; Merged with ARTM_tx_240:transmitter|select_4[1]                                                                                                          ;
; ARTM_tx_240:transmitter|select_0[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_4[1]                                                                                                          ;
; ARTM_tx_240:transmitter|sym_count_dd[2]                                                                                                      ; Merged with ARTM_tx_240:transmitter|select_4[2]                                                                                                          ;
; ARTM_tx_240:transmitter|select_0[2]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_4[2]                                                                                                          ;
; ARTM_tx_240:transmitter|fm_phase_of[0]                                                                                                       ; Merged with ARTM_tx_240:transmitter|fm_phase_of_d[0]                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|sym_phase_of_d                                                               ; Merged with ARTM_tx_240:transmitter|sym_phase_of                                                                                                         ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|shift_reg[14]                                                                                       ; Merged with ARTM_tx_240:transmitter|RNRZ_L:scrambler|data_out                                                                                            ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|IIR_temp[8..14]                                                              ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|IIR_temp[15]                                                                 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[28..31]                                                         ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[27]                                                             ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta[21..31]                                                           ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[27]                                                             ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_2[12..15]                                                  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_c|temp_2[11]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|temp_2[6..15]                                                 ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|temp_2[5]                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[15]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[15]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[14]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[14]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[13]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[13]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[12]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[12]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[11]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[11]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[10]                                                      ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[10]                                                      ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[9]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[9]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[8]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[8]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[7]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[7]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[6]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[6]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[5]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[5]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[4]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[4]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[3]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[3]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[2]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[2]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[1]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[1]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_b|temp_3[0]                                                       ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_3[0]                                                       ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe66  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe69  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe72  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe75  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe78  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe81  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe84  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe87  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe90  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe93  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe96  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe99  ; Merged with ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated|dffe102 ;
; ARTM_tx_240:transmitter|fm_phase_of_d[0]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[0]                                                            ; Merged with timer[0]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_cnt[0]                                                                   ; Merged with ARTM_tx_240:transmitter|flip                                                                                                                 ;
; ARTM_tx_240:transmitter|select_6[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_7[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_1[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_7[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_3[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_7[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_5[0]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_7[0]                                                                                                          ;
; ARTM_tx_240:transmitter|select_4[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_6[1]                                                                                                          ;
; ARTM_tx_240:transmitter|select_2[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_6[1]                                                                                                          ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sin_rom_minus[0]                                                       ; Merged with ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sin_rom_plus[0]                                                        ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cos_rom_minus[0]                                                       ; Merged with ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cos_rom_plus[0]                                                        ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[1]                                                            ; Merged with timer[1]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[2]                                                            ; Merged with timer[2]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[3]                                                            ; Merged with timer[3]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[4]                                                            ; Merged with timer[4]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[5]                                                            ; Merged with timer[5]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[6]                                                            ; Merged with timer[6]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[7]                                                            ; Merged with timer[7]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[8]                                                            ; Merged with timer[8]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[9]                                                            ; Merged with timer[9]                                                                                                                                     ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[10]                                                           ; Merged with timer[10]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[11]                                                           ; Merged with timer[11]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[12]                                                           ; Merged with timer[12]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[13]                                                           ; Merged with timer[13]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[14]                                                           ; Merged with timer[14]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[15]                                                           ; Merged with timer[15]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[16]                                                           ; Merged with timer[16]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[17]                                                           ; Merged with timer[17]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[18]                                                           ; Merged with timer[18]                                                                                                                                    ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[19]                                                           ; Merged with timer[19]                                                                                                                                    ;
; ARTM_tx_240:transmitter|select_6[2]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_2[2]                                                                                                          ;
; ARTM_tx_240:transmitter|select_1[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_3[1]                                                                                                          ;
; ARTM_tx_240:transmitter|select_5[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_3[1]                                                                                                          ;
; ARTM_tx_240:transmitter|select_7[1]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_3[1]                                                                                                          ;
; ARTM_tx_240:transmitter|select_7[2]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_3[2]                                                                                                          ;
; ARTM_tx_240:transmitter|select_5[2]                                                                                                          ; Merged with ARTM_tx_240:transmitter|select_1[2]                                                                                                          ;
; ARTM_tx_240:transmitter|alpha_d.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_d.01                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_d.11                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_7_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_7_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_6_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_6_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_5_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_5_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_4_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_4_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_3_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_3_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_2_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_2_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_1_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_1_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_0_d.00                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_0_d.10                                                                                                         ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_7_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_7_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_6_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_6_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_5_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_5_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_4_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_4_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_3_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_3_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_2_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_2_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_1_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_1_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_0_d~2                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_0_d~3                                                                                                          ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state~4                                                                                             ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state~5                                                                                             ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state~6                                                                                             ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[0..7]                                                                                       ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|total_cnt[0..3]                                                                                     ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[0..3]                                                                                      ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_7.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_6.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_5.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_4.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_3.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_2.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_1.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha_0.00                                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|alpha.00                                                                                                             ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.000                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.001                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.010                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.011                                                                                           ; Lost fanout                                                                                                                                              ;
; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|activity_count[20]                                                           ; Merged with timer[20]                                                                                                                                    ;
; ARTM_tx_240:transmitter|sym_count[0]                                                                                                         ; Merged with ARTM_tx_240:transmitter|flip                                                                                                                 ;
; Total Number of Removed Registers = 415                                                                                                      ;                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+--------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                    ; Reason for Removal        ; Registers Removed due to This Register                                                                   ;
+--------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+
; ARTM_tx_240:transmitter|rst                      ; Stuck at GND              ; ARTM_tx_240:transmitter|ph_roll_0[0], ARTM_tx_240:transmitter|ph_roll_1[0],                              ;
;                                                  ; due to stuck port data_in ; ARTM_tx_240:transmitter|ph_roll_2[0], ARTM_tx_240:transmitter|ph_roll_3[0],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[0], ARTM_tx_240:transmitter|ph_roll_5[0],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[0], ARTM_tx_240:transmitter|ph_roll_7[0],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_7[8], ARTM_tx_240:transmitter|ph_roll_7[9],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_7[10], ARTM_tx_240:transmitter|ph_roll_7[11],                            ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[1], ARTM_tx_240:transmitter|ph_roll_6[2],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[3], ARTM_tx_240:transmitter|ph_roll_6[4],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[5], ARTM_tx_240:transmitter|ph_roll_6[6],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[7], ARTM_tx_240:transmitter|ph_roll_6[8],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[9], ARTM_tx_240:transmitter|ph_roll_6[10],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_6[11], ARTM_tx_240:transmitter|ph_roll_5[1],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_5[2], ARTM_tx_240:transmitter|ph_roll_5[3],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_5[4], ARTM_tx_240:transmitter|ph_roll_5[5],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_5[6], ARTM_tx_240:transmitter|ph_roll_5[7],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_5[8], ARTM_tx_240:transmitter|ph_roll_5[9],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_5[10], ARTM_tx_240:transmitter|ph_roll_5[11],                            ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[1], ARTM_tx_240:transmitter|ph_roll_4[2],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[3], ARTM_tx_240:transmitter|ph_roll_4[4],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[5], ARTM_tx_240:transmitter|ph_roll_4[6],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[7], ARTM_tx_240:transmitter|ph_roll_4[8],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_4[9], ARTM_tx_240:transmitter|ph_roll_4[10],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[1], ARTM_tx_240:transmitter|ph_roll_3[2],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[3], ARTM_tx_240:transmitter|ph_roll_3[4],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[5], ARTM_tx_240:transmitter|ph_roll_3[6],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[7], ARTM_tx_240:transmitter|ph_roll_3[8],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[9], ARTM_tx_240:transmitter|ph_roll_3[10],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_3[11], ARTM_tx_240:transmitter|ph_roll_2[1],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_2[2], ARTM_tx_240:transmitter|ph_roll_2[3],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_2[4], ARTM_tx_240:transmitter|ph_roll_2[5],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_2[6], ARTM_tx_240:transmitter|ph_roll_2[7],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_2[8], ARTM_tx_240:transmitter|ph_roll_2[9],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_2[10], ARTM_tx_240:transmitter|ph_roll_2[11],                            ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[1], ARTM_tx_240:transmitter|ph_roll_1[2],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[3], ARTM_tx_240:transmitter|ph_roll_1[4],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[5], ARTM_tx_240:transmitter|ph_roll_1[6],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[7], ARTM_tx_240:transmitter|ph_roll_1[8],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[9], ARTM_tx_240:transmitter|ph_roll_1[10],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_1[11], ARTM_tx_240:transmitter|ph_roll_0[1],                             ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_0[2], ARTM_tx_240:transmitter|ph_roll_0[3],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_0[4], ARTM_tx_240:transmitter|ph_roll_0[5],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_0[6], ARTM_tx_240:transmitter|ph_roll_0[7],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_0[8], ARTM_tx_240:transmitter|ph_roll_0[9],                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|ph_roll_0[10],                                                                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[0],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[1],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[2],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[3],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[4],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[5],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[6],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[7],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[8],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[9],                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[10],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[11],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[12],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[13],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[14],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[15],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[16],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[17],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[18],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[19],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[20],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[21],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[22],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[23],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[24],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[25],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[26],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[27],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[28],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[29],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[30],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|frequency_r[31],                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[21], ;
;                                                  ;                           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_2[14],                 ;
;                                                  ;                           ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a|temp_2[15],                 ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[11], ARTM_tx_240:transmitter|roll_total_1[10],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[9], ARTM_tx_240:transmitter|roll_total_1[8],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[7], ARTM_tx_240:transmitter|roll_total_1[6],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[5], ARTM_tx_240:transmitter|roll_total_1[4],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[3], ARTM_tx_240:transmitter|roll_total_1[2],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_1[1], ARTM_tx_240:transmitter|roll_total_1[0],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_2[5], ARTM_tx_240:transmitter|roll_total_2[4],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_2[3], ARTM_tx_240:transmitter|roll_total_2[2],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_2[1], ARTM_tx_240:transmitter|roll_total_2[0],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[11], ARTM_tx_240:transmitter|roll_total_d[10],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[9], ARTM_tx_240:transmitter|roll_total_d[8],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[7], ARTM_tx_240:transmitter|roll_total_d[6],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[5], ARTM_tx_240:transmitter|roll_total_d[4],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[3], ARTM_tx_240:transmitter|roll_total_d[2],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_d[1], ARTM_tx_240:transmitter|roll_total_d[0],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[11],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[10],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[9], ARTM_tx_240:transmitter|roll_total_dd[8],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[7], ARTM_tx_240:transmitter|roll_total_dd[6],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[5], ARTM_tx_240:transmitter|roll_total_dd[4],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[3], ARTM_tx_240:transmitter|roll_total_dd[2],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_dd[1], ARTM_tx_240:transmitter|roll_total_dd[0],                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[11],                                                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[10],                                                              ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[9],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[8],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[7],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[6],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[5],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[4],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[3],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[2],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[1],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_ddd[0],                                                               ;
;                                                  ;                           ; ARTM_tx_240:transmitter|fm_phase_of_d[0],                                                                ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[4],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[5],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[6],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[7],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|total_cnt[3],                                                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|total_cnt[2],                                                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|total_cnt[1],                                                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|total_cnt[0],                                                   ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[2]                                                     ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state~5 ; Lost Fanouts              ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[1],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[0],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[2],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt[3],                                                     ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[0],                                                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[1],                                                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[3],                                                    ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.000                                                       ;
; ARTM_tx_240:transmitter|ph_roll_7[7]             ; Stuck at GND              ; ARTM_tx_240:transmitter|roll_total_2[11], ARTM_tx_240:transmitter|roll_total_2[10],                      ;
;                                                  ; due to stuck port data_in ; ARTM_tx_240:transmitter|roll_total_2[9], ARTM_tx_240:transmitter|roll_total_2[8],                        ;
;                                                  ;                           ; ARTM_tx_240:transmitter|roll_total_2[7], ARTM_tx_240:transmitter|roll_total_2[6]                         ;
; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state~4 ; Lost Fanouts              ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.001,                                                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.010,                                                      ;
;                                                  ;                           ; ARTM_tx_240:transmitter|RNRZ_L:scrambler|state.011                                                       ;
; ARTM_tx_240:transmitter|alpha_d.00               ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha.00                                                                         ;
; ARTM_tx_240:transmitter|alpha_7_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_7.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_6_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_6.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_5_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_5.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_4_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_4.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_3_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_3.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_2_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_2.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_1_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_1.00                                                                       ;
; ARTM_tx_240:transmitter|alpha_0_d.00             ; Lost Fanouts              ; ARTM_tx_240:transmitter|alpha_0.00                                                                       ;
+--------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1582  ;
; Number of registers using Synchronous Clear  ; 165   ;
; Number of registers using Synchronous Load   ; 142   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 466   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+
; Register Name                                                                              ; Megafunction                                                                       ; Type       ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+
; Q[0]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|sine_O_ddd[0..13]                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|sine_O_dd[0..13]                                                   ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|sine_O_d[0..13]                                                    ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[1]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[2]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[3]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[4]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[5]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[6]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[7]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[8]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[9]~reg0                                                                                  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[10]~reg0                                                                                 ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[11]~reg0                                                                                 ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[12]~reg0                                                                                 ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; Q[13]~reg0                                                                                 ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_ms_dddd[12,13] ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_ms_ddd[12,13]  ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_ms_dd[12,13]   ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_ms_d[12,13]    ; ARTM_tx_240:transmitter|sine_O_d_rtl_0                                             ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|cosine_O_dd[0..13]                                                 ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|cosine_O_d[0..13]                                                  ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine[0..13]        ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_0_ddd                                                     ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_0_dd                                                      ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_0_d                                                       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_1_ddd                                                     ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_1_dd                                                      ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|alpha_fm_1_d                                                       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|flip_ddd                                                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|flip_dd                                                            ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
; ARTM_tx_240:transmitter|flip_d                                                             ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |Clock_240_tx|serial_IFC:SPI|shift[7]                                                                                       ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta[8]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|serial_IFC:SPI|addr[0]                                                                                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_total[8]                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|temp_1[6]                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|lookup_rslt_3[3]                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|lookup_rslt_1[4]                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|lookup_rslt_7[3]                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|lookup_rslt_5[3]                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|sine[5]                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|RNRZ_L:scrambler|zero_cnt[0]                                                          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_7[2]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_6[6]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_5[0]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_4[0]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_3[3]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_2[7]                                                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_1[13]                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_0[2]                                                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Clock_240_tx|Internal_Data_Gen:internal|shift[4]                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Clock_240_tx|serial_IFC:SPI|data_wr_en                                                                                     ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[21]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[30]                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency[2]                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Clock_240_tx|serial_IFC:SPI|word_cnt[3]                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum|Rslt[29]                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Clock_240_tx|serial_IFC:SPI|rx_data[6]                                                                                     ;
; 16:1               ; 10 bits   ; 100 LEs       ; 20 LEs               ; 80 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt1[0]       ;
; 16:1               ; 6 bits    ; 60 LEs        ; 6 LEs                ; 54 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divide_cnt[0]     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|quotient[12]      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |Clock_240_tx|serial_IFC:SPI|bit_cnt_wr[2]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_err_mag[4]                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|bit_cnt_tst[8]                                ;
; 10:1               ; 21 bits   ; 126 LEs       ; 21 LEs               ; 105 LEs                ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|divisor[19]       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[5]                               ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|bit_cnt[5]        ;
; 17:1               ; 9 bits    ; 99 LEs        ; 9 LEs                ; 90 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|data_trans_cnt[8] ;
; 5:1                ; 11 bits   ; 33 LEs        ; 22 LEs               ; 11 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|phase_ms_d[8]                           ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[6]          ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer_d[6]        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|freq_delta_1[2]                               ;
; 8:1                ; 21 bits   ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|dividend[18]      ;
; 8:1                ; 10 bits   ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; Yes        ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|timer[11]         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; No         ; |Clock_240_tx|ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2|Mux3              ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Clock_240_tx|ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|Mux15                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |Clock_240_tx|ARTM_tx_240:transmitter|RNRZ_L:scrambler|top_cnt                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Clock_240_tx|ARTM_tx_240:transmitter|phase_modulation[13]                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe100                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe101                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe102                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe103                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe104                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe105                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe106                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe107                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe108                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe109                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe110                                                                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe62                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe63                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe64                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe65                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe66                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe67                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe68                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe69                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe70                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe71                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe72                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe73                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe74                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe75                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe76                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe77                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe78                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe79                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe80                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe81                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe82                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe83                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe84                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe85                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe86                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe87                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe88                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe89                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe90                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe91                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe92                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe93                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe94                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe95                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe96                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe97                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe98                                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe99                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component|altsyncram_i531:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0|shift_taps_d6m:auto_generated|altsyncram_ud81:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0|shift_taps_e6m:auto_generated|altsyncram_5l31:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                      ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                            ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                            ;
; LPM_WIDTHB                                     ; 32           ; Signed Integer                                                                            ;
; LPM_WIDTHP                                     ; 40           ; Signed Integer                                                                            ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                   ;
; LPM_PIPELINE                                   ; 4            ; Signed Integer                                                                            ;
; LATENCY                                        ; 0            ; Untyped                                                                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                   ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                   ;
; CBXI_PARAMETER                                 ; mult_u4p     ; Untyped                                                                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                   ;
+------------------------------------------------+--------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------------------------------------------+
; Parameter Name                ; Value                        ; Type                                                       ;
+-------------------------------+------------------------------+------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                                                    ;
; PLL_TYPE                      ; AUTO                         ; Untyped                                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL_10_240 ; Untyped                                                    ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                                                    ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                                                    ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                                                    ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                                                    ;
; INCLK0_INPUT_FREQUENCY        ; 100000                       ; Signed Integer                                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                                                    ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                                                    ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                                                    ;
; LOCK_HIGH                     ; 1                            ; Untyped                                                    ;
; LOCK_LOW                      ; 1                            ; Untyped                                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                                                    ;
; SKIP_VCO                      ; OFF                          ; Untyped                                                    ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                                                    ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                                                    ;
; BANDWIDTH                     ; 0                            ; Untyped                                                    ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                                                    ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                                                    ;
; DOWN_SPREAD                   ; 0                            ; Untyped                                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                                                    ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                                                    ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                                                    ;
; CLK3_MULTIPLY_BY              ; 12                           ; Signed Integer                                             ;
; CLK2_MULTIPLY_BY              ; 24                           ; Signed Integer                                             ;
; CLK1_MULTIPLY_BY              ; 24                           ; Signed Integer                                             ;
; CLK0_MULTIPLY_BY              ; 24                           ; Signed Integer                                             ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                                                    ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                                                    ;
; CLK3_DIVIDE_BY                ; 1                            ; Signed Integer                                             ;
; CLK2_DIVIDE_BY                ; 1                            ; Signed Integer                                             ;
; CLK1_DIVIDE_BY                ; 1                            ; Signed Integer                                             ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer                                             ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK2_PHASE_SHIFT              ; 2344                         ; Untyped                                                    ;
; CLK1_PHASE_SHIFT              ; 260                          ; Untyped                                                    ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                                                    ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                                                    ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                                                    ;
; CLK3_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer                                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                                                    ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                                                    ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                                                    ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                                                    ;
; DPA_DIVIDER                   ; 0                            ; Untyped                                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                                                    ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                                                    ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                                                    ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                                                    ;
; VCO_MIN                       ; 0                            ; Untyped                                                    ;
; VCO_MAX                       ; 0                            ; Untyped                                                    ;
; VCO_CENTER                    ; 0                            ; Untyped                                                    ;
; PFD_MIN                       ; 0                            ; Untyped                                                    ;
; PFD_MAX                       ; 0                            ; Untyped                                                    ;
; M_INITIAL                     ; 0                            ; Untyped                                                    ;
; M                             ; 0                            ; Untyped                                                    ;
; N                             ; 1                            ; Untyped                                                    ;
; M2                            ; 1                            ; Untyped                                                    ;
; N2                            ; 1                            ; Untyped                                                    ;
; SS                            ; 1                            ; Untyped                                                    ;
; C0_HIGH                       ; 0                            ; Untyped                                                    ;
; C1_HIGH                       ; 0                            ; Untyped                                                    ;
; C2_HIGH                       ; 0                            ; Untyped                                                    ;
; C3_HIGH                       ; 0                            ; Untyped                                                    ;
; C4_HIGH                       ; 0                            ; Untyped                                                    ;
; C5_HIGH                       ; 0                            ; Untyped                                                    ;
; C6_HIGH                       ; 0                            ; Untyped                                                    ;
; C7_HIGH                       ; 0                            ; Untyped                                                    ;
; C8_HIGH                       ; 0                            ; Untyped                                                    ;
; C9_HIGH                       ; 0                            ; Untyped                                                    ;
; C0_LOW                        ; 0                            ; Untyped                                                    ;
; C1_LOW                        ; 0                            ; Untyped                                                    ;
; C2_LOW                        ; 0                            ; Untyped                                                    ;
; C3_LOW                        ; 0                            ; Untyped                                                    ;
; C4_LOW                        ; 0                            ; Untyped                                                    ;
; C5_LOW                        ; 0                            ; Untyped                                                    ;
; C6_LOW                        ; 0                            ; Untyped                                                    ;
; C7_LOW                        ; 0                            ; Untyped                                                    ;
; C8_LOW                        ; 0                            ; Untyped                                                    ;
; C9_LOW                        ; 0                            ; Untyped                                                    ;
; C0_INITIAL                    ; 0                            ; Untyped                                                    ;
; C1_INITIAL                    ; 0                            ; Untyped                                                    ;
; C2_INITIAL                    ; 0                            ; Untyped                                                    ;
; C3_INITIAL                    ; 0                            ; Untyped                                                    ;
; C4_INITIAL                    ; 0                            ; Untyped                                                    ;
; C5_INITIAL                    ; 0                            ; Untyped                                                    ;
; C6_INITIAL                    ; 0                            ; Untyped                                                    ;
; C7_INITIAL                    ; 0                            ; Untyped                                                    ;
; C8_INITIAL                    ; 0                            ; Untyped                                                    ;
; C9_INITIAL                    ; 0                            ; Untyped                                                    ;
; C0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C4_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C5_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C6_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C7_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C8_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C9_MODE                       ; BYPASS                       ; Untyped                                                    ;
; C0_PH                         ; 0                            ; Untyped                                                    ;
; C1_PH                         ; 0                            ; Untyped                                                    ;
; C2_PH                         ; 0                            ; Untyped                                                    ;
; C3_PH                         ; 0                            ; Untyped                                                    ;
; C4_PH                         ; 0                            ; Untyped                                                    ;
; C5_PH                         ; 0                            ; Untyped                                                    ;
; C6_PH                         ; 0                            ; Untyped                                                    ;
; C7_PH                         ; 0                            ; Untyped                                                    ;
; C8_PH                         ; 0                            ; Untyped                                                    ;
; C9_PH                         ; 0                            ; Untyped                                                    ;
; L0_HIGH                       ; 1                            ; Untyped                                                    ;
; L1_HIGH                       ; 1                            ; Untyped                                                    ;
; G0_HIGH                       ; 1                            ; Untyped                                                    ;
; G1_HIGH                       ; 1                            ; Untyped                                                    ;
; G2_HIGH                       ; 1                            ; Untyped                                                    ;
; G3_HIGH                       ; 1                            ; Untyped                                                    ;
; E0_HIGH                       ; 1                            ; Untyped                                                    ;
; E1_HIGH                       ; 1                            ; Untyped                                                    ;
; E2_HIGH                       ; 1                            ; Untyped                                                    ;
; E3_HIGH                       ; 1                            ; Untyped                                                    ;
; L0_LOW                        ; 1                            ; Untyped                                                    ;
; L1_LOW                        ; 1                            ; Untyped                                                    ;
; G0_LOW                        ; 1                            ; Untyped                                                    ;
; G1_LOW                        ; 1                            ; Untyped                                                    ;
; G2_LOW                        ; 1                            ; Untyped                                                    ;
; G3_LOW                        ; 1                            ; Untyped                                                    ;
; E0_LOW                        ; 1                            ; Untyped                                                    ;
; E1_LOW                        ; 1                            ; Untyped                                                    ;
; E2_LOW                        ; 1                            ; Untyped                                                    ;
; E3_LOW                        ; 1                            ; Untyped                                                    ;
; L0_INITIAL                    ; 1                            ; Untyped                                                    ;
; L1_INITIAL                    ; 1                            ; Untyped                                                    ;
; G0_INITIAL                    ; 1                            ; Untyped                                                    ;
; G1_INITIAL                    ; 1                            ; Untyped                                                    ;
; G2_INITIAL                    ; 1                            ; Untyped                                                    ;
; G3_INITIAL                    ; 1                            ; Untyped                                                    ;
; E0_INITIAL                    ; 1                            ; Untyped                                                    ;
; E1_INITIAL                    ; 1                            ; Untyped                                                    ;
; E2_INITIAL                    ; 1                            ; Untyped                                                    ;
; E3_INITIAL                    ; 1                            ; Untyped                                                    ;
; L0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; L1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; G3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E0_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E1_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E2_MODE                       ; BYPASS                       ; Untyped                                                    ;
; E3_MODE                       ; BYPASS                       ; Untyped                                                    ;
; L0_PH                         ; 0                            ; Untyped                                                    ;
; L1_PH                         ; 0                            ; Untyped                                                    ;
; G0_PH                         ; 0                            ; Untyped                                                    ;
; G1_PH                         ; 0                            ; Untyped                                                    ;
; G2_PH                         ; 0                            ; Untyped                                                    ;
; G3_PH                         ; 0                            ; Untyped                                                    ;
; E0_PH                         ; 0                            ; Untyped                                                    ;
; E1_PH                         ; 0                            ; Untyped                                                    ;
; E2_PH                         ; 0                            ; Untyped                                                    ;
; E3_PH                         ; 0                            ; Untyped                                                    ;
; M_PH                          ; 0                            ; Untyped                                                    ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                                                    ;
; CLK0_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK1_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK2_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK3_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK4_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK5_COUNTER                  ; G0                           ; Untyped                                                    ;
; CLK6_COUNTER                  ; E0                           ; Untyped                                                    ;
; CLK7_COUNTER                  ; E1                           ; Untyped                                                    ;
; CLK8_COUNTER                  ; E2                           ; Untyped                                                    ;
; CLK9_COUNTER                  ; E3                           ; Untyped                                                    ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                                                    ;
; M_TIME_DELAY                  ; 0                            ; Untyped                                                    ;
; N_TIME_DELAY                  ; 0                            ; Untyped                                                    ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                                                    ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                                                    ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                                                    ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                                                    ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                                                    ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                                                    ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                                                    ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                                                    ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                                                    ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                                                    ;
; VCO_POST_SCALE                ; 0                            ; Untyped                                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK3                     ; PORT_USED                    ; Untyped                                                    ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                                                    ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                                                    ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                                                    ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                                                    ;
; CBXI_PARAMETER                ; PLL_10_240_altpll            ; Untyped                                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                                                    ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer                                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                                                    ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                                                    ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE                                             ;
+-------------------------------+------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 14                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; FM.mif               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_i531      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                    ;
; WIDTH_A                            ; 14                   ; Signed Integer                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; FM.mif               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_i531      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_0.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_gl31      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_1.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_qe91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_2.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_re91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_3.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_se91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_4.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_te91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_5.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ue91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_6.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_ve91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                        ;
; WIDTH_A                            ; 14                   ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; SOQPSK_7.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0f91      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; COS_rom_2.mif        ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_gk91      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                     ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                              ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                                                              ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                                                              ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                     ;
; INIT_FILE                          ; SIN_rom_2.mif        ; Untyped                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lk91      ; Untyped                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                          ;
; LPM_WIDTHB                                     ; 14           ; Signed Integer                                                                                          ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_96p     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                          ;
; LPM_WIDTHA                                     ; 12           ; Signed Integer                                                                                          ;
; LPM_WIDTHB                                     ; 14           ; Signed Integer                                                                                          ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                                 ;
; LPM_PIPELINE                                   ; 1            ; Signed Integer                                                                                          ;
; LATENCY                                        ; 0            ; Untyped                                                                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                                 ;
; CBXI_PARAMETER                                 ; mult_96p     ; Untyped                                                                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                    ;
+------------------------------------------------+--------------+---------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTHA                                     ; 14           ; Signed Integer                                          ;
; LPM_WIDTHB                                     ; 12           ; Signed Integer                                          ;
; LPM_WIDTHP                                     ; 26           ; Signed Integer                                          ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                 ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                 ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                 ;
; LPM_PIPELINE                                   ; 2            ; Signed Integer                                          ;
; LATENCY                                        ; 0            ; Untyped                                                 ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                 ;
; USE_EAB                                        ; OFF          ; Untyped                                                 ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                 ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                 ;
; CBXI_PARAMETER                                 ; mult_b6p     ; Untyped                                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                 ;
+------------------------------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                             ;
; TAP_DISTANCE   ; 4              ; Untyped                                                             ;
; WIDTH          ; 16             ; Untyped                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                             ;
; CBXI_PARAMETER ; shift_taps_d6m ; Untyped                                                             ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                            ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                         ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                         ;
; WIDTH          ; 17             ; Untyped                                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                         ;
; CBXI_PARAMETER ; shift_taps_e6m ; Untyped                                                                                                         ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                     ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                      ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                          ;
; Entity Instance                       ; ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component               ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                          ;
;     -- LPM_WIDTHB                     ; 32                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 40                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 12                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 14                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 16                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
; Entity Instance                       ; ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component                                                 ;
;     -- LPM_WIDTHA                     ; 14                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 12                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 26                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                         ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                 ;
+-------------------------------+------------------------------------------------------------------------------+
; Name                          ; Value                                                                        ;
+-------------------------------+------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                            ;
; Entity Instance               ; ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                       ;
;     -- PLL_TYPE               ; AUTO                                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                                            ;
+-------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                         ;
; Entity Instance                           ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|FM:FM_PCM_phase_1|altsyncram:altsyncram_component                                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component                                              ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 14                                                                                                                         ;
;     -- NUMWORDS_A                         ; 512                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 13                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
; Entity Instance                           ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                        ;
;     -- WIDTH_A                            ; 13                                                                                                                         ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                           ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                ;
; Entity Instance            ; ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0                                             ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                ;
;     -- TAP_DISTANCE        ; 4                                                                                                ;
;     -- WIDTH               ; 16                                                                                               ;
; Entity Instance            ; ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                ;
;     -- TAP_DISTANCE        ; 3                                                                                                ;
;     -- WIDTH               ; 17                                                                                               ;
+----------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "serial_IFC:SPI"                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                       ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; REV[4..1]    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; REV[0]       ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; addr_d       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; SDO_r        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; addr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; bit_cnt_wr   ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (1 bits) it drives; bit(s) "bit_cnt_wr[2..1]" have no fanouts ;
; bit_cnt_wr   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
; addr_vld     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; word_cnt     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; num_bytes    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; bit_cnt      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; addr_wr_en   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; data_wr_en   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; data_wr_en_d ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; rx_data      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; rd_nwr       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; shift        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; addr_incr_en ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
; addr_incr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Internal_Data_Gen:internal"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; shift ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|multiplier_14_12:scale"                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[11..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult"                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa     ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult"                                                                                         ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa     ; Input  ; Warning  ; Input port expression (14 bits) is wider than the input port (12 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; result[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier" ;
+------------------+-------+----------+-------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                     ;
+------------------+-------+----------+-------------------------------------------------------------+
; frequency[27..0] ; Input ; Info     ; Stuck at GND                                                ;
; frequency[31]    ; Input ; Info     ; Stuck at GND                                                ;
; frequency_en     ; Input ; Info     ; Stuck at VCC                                                ;
+------------------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop"                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|RNRZ_L:scrambler" ;
+-------------+-------+----------+-------------------------------------+
; Port        ; Type  ; Severity ; Details                             ;
+-------------+-------+----------+-------------------------------------+
; mode_15_n11 ; Input ; Info     ; Stuck at VCC                        ;
; TX_nRX      ; Input ; Info     ; Stuck at VCC                        ;
; BER_test    ; Input ; Info     ; Stuck at GND                        ;
+-------------+-------+----------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                 ;
+------------+-------+----------+-----------------------------------------------------------------------------------------+
; slow_clock ; Input ; Info     ; Stuck at VCC                                                                            ;
+------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER"           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc"                                ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Rslt_p ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; temp_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; temp_2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"                                                    ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_en         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; dividend        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; divisor         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; freq_correction ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; result_A        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; result_B        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; scaled_phase    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bit_cnt         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; timer           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; timer_d         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; transition      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; activity_count  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; activity        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; data_dd         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; timer_not_of    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; lock            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; abs_phase_err   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARTM_tx_240:transmitter"                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst_n              ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; PB_nBB             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; pll_state          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; transition_i       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_d             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; clock_d            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; true_random        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; outside_freq_range ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_phase[30..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_modulation   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; IIR                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; roll_total_ddd     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_test         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_0            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_0[13..1]" have no fanouts                 ;
; phase_0            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_1            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_1[13..1]" have no fanouts                 ;
; phase_1            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_2            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_2[13..1]" have no fanouts                 ;
; phase_2            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_3            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_3[13..1]" have no fanouts                 ;
; phase_3            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_4            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_4[13..1]" have no fanouts                 ;
; phase_4            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_5            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_5[13..1]" have no fanouts                 ;
; phase_5            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_6            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_6[13..1]" have no fanouts                 ;
; phase_6            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_7            ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_7[13..1]" have no fanouts                 ;
; phase_7            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_3          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_4          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_5          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_6          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ph_roll_7          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_fm_rr        ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_fm_rr[13..1]" have no fanouts             ;
; phase_fm_rr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_fm_r         ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_fm_r[13..1]" have no fanouts              ;
; phase_fm_r         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lookup_rslt_4      ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "lookup_rslt_4[13..1]" have no fanouts           ;
; lookup_rslt_4      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; SOQPSK_lookup_4    ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "SOQPSK_lookup_4[13..1]" have no fanouts         ;
; SOQPSK_lookup_4    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_count_dd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_phase_of_d     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sym_phase_of_dd    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_total_d1     ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_total_d1[14..1]" have no fanouts          ;
; phase_total_d1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_total_d2     ; Output ; Warning  ; Output or bidir port (15 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_total_d2[14..1]" have no fanouts          ;
; phase_total_d2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; flip_ddd           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_fm_0         ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_fm_0[13..1]" have no fanouts              ;
; phase_fm_0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_fm_1         ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_fm_1[13..1]" have no fanouts              ;
; phase_fm_1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; fm_phase_of        ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "fm_phase_of[13..1]" have no fanouts             ;
; fm_phase_of        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; fm_phase_lu_0      ; Output ; Warning  ; Output or bidir port (14 bits) is wider than the port expression (1 bits) it drives; bit(s) "fm_phase_lu_0[13..1]" have no fanouts           ;
; fm_phase_lu_0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; alpha_fm_0_dd      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; FM_lookup_addr_0   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "FM_lookup_addr_0[10..1]" have no fanouts        ;
; FM_lookup_addr_0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; FM_lookup_addr_1   ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (1 bits) it drives; bit(s) "FM_lookup_addr_1[10..1]" have no fanouts        ;
; FM_lookup_addr_1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; quotient           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; quotient_1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; testa              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; data_trans_cnt     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; phase_err          ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "phase_err[7..1]" have no fanouts                 ;
; phase_err          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rst_in             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tx_sig             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; scram_data         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; sym_phase_of       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bit_0_a_ddd        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bit_0_b_ddd        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; three_cnt_a        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; odd_ev             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bit_0              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; bit_1              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; transition_d       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Feb 23 13:04:56 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Clock_240_tx -c Clock_240_tx
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu7.v
    Info (12023): Found entity 1: SOQPSK_LU7
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu6.v
    Info (12023): Found entity 1: SOQPSK_LU6
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu5.v
    Info (12023): Found entity 1: SOQPSK_LU5
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu4.v
    Info (12023): Found entity 1: SOQPSK_LU4
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu3.v
    Info (12023): Found entity 1: SOQPSK_LU3
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu2.v
    Info (12023): Found entity 1: SOQPSK_LU2
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu1.v
    Info (12023): Found entity 1: SOQPSK_LU1
Info (12021): Found 1 design units, including 1 entities, in source file soqpsk_lu0.v
    Info (12023): Found entity 1: SOQPSK_LU0
Info (12021): Found 1 design units, including 1 entities, in source file sin_rom_2_cy.v
    Info (12023): Found entity 1: SIN_ROM_2_cy
Info (12021): Found 1 design units, including 1 entities, in source file sin_rom_1_cy.v
    Info (12023): Found entity 1: SIN_ROM_1_cy
Info (12021): Found 1 design units, including 1 entities, in source file serial_ifc.v
    Info (12023): Found entity 1: serial_IFC
Info (12021): Found 1 design units, including 1 entities, in source file rnrz_l.v
    Info (12023): Found entity 1: RNRZ_L
Info (12021): Found 1 design units, including 1 entities, in source file pll_10_240.v
    Info (12023): Found entity 1: PLL_10_240
Info (12021): Found 1 design units, including 1 entities, in source file phase_lu.v
    Info (12023): Found entity 1: phase_lu
Info (12021): Found 1 design units, including 1 entities, in source file nco_32.v
    Info (12023): Found entity 1: NCO_32
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_14_12.v
    Info (12023): Found entity 1: multiplier_14_12
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_1_st.v
    Info (12023): Found entity 1: multiplier_1_st
Info (12021): Found 1 design units, including 1 entities, in source file multioplier_14_12.v
    Info (12023): Found entity 1: multioplier_14_12
Info (12021): Found 1 design units, including 1 entities, in source file mult_24_8.v
    Info (12023): Found entity 1: mult_24_8
Info (12021): Found 1 design units, including 1 entities, in source file internal_data_gen.v
    Info (12023): Found entity 1: Internal_Data_Gen
Info (12021): Found 1 design units, including 1 entities, in source file frequency_translate_cyclone_2.v
    Info (12023): Found entity 1: frequency_translate_cyclone_2
Info (12021): Found 1 design units, including 1 entities, in source file frequency_est_240.v
    Info (12023): Found entity 1: frequency_est_240
Info (12021): Found 1 design units, including 1 entities, in source file frequency_control_gen.v
    Info (12023): Found entity 1: frequency_control_gen
Info (12021): Found 1 design units, including 1 entities, in source file fm.v
    Info (12023): Found entity 1: FM
Info (12021): Found 1 design units, including 1 entities, in source file data_transition_pll_240.v
    Info (12023): Found entity 1: data_transition_pll_240
Info (12021): Found 1 design units, including 1 entities, in source file cos_rom_2_cy.v
    Info (12023): Found entity 1: COS_ROM_2_cy
Info (12021): Found 1 design units, including 1 entities, in source file cos_rom_1_cy.v
    Info (12023): Found entity 1: COS_ROM_1_cy
Info (12021): Found 1 design units, including 1 entities, in source file clock_240_tx.v
    Info (12023): Found entity 1: Clock_240_tx
Info (12021): Found 1 design units, including 1 entities, in source file artm_tx_240.v
    Info (12023): Found entity 1: ARTM_tx_240
Info (12021): Found 1 design units, including 1 entities, in source file add_32.v
    Info (12023): Found entity 1: Add_32
Info (12021): Found 1 design units, including 1 entities, in source file accum_32.v
    Info (12023): Found entity 1: ACCUM_32
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(173): created implicit net for "phase_0"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(174): created implicit net for "phase_1"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(175): created implicit net for "phase_2"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(176): created implicit net for "phase_3"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(177): created implicit net for "phase_4"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(178): created implicit net for "phase_5"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(179): created implicit net for "phase_6"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(180): created implicit net for "phase_7"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(189): created implicit net for "phase_fm_rr"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(190): created implicit net for "phase_fm_r"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(191): created implicit net for "lookup_rslt_4"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(192): created implicit net for "SOQPSK_lookup_4"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(195): created implicit net for "sym_phase_of_dd"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(196): created implicit net for "phase_total_d1"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(197): created implicit net for "phase_total_d2"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(198): created implicit net for "flip_ddd"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(199): created implicit net for "phase_fm_0"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(200): created implicit net for "phase_fm_1"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(201): created implicit net for "fm_phase_of"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(202): created implicit net for "fm_phase_lu_0"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(203): created implicit net for "alpha_fm_0_dd"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(204): created implicit net for "FM_lookup_addr_0"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(205): created implicit net for "FM_lookup_addr_1"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(210): created implicit net for "phase_err"
Warning (10236): Verilog HDL Implicit Net warning at Clock_240_tx.v(255): created implicit net for "bit_cnt_wr"
Info (12127): Elaborating entity "Clock_240_tx" for the top level hierarchy
Info (12128): Elaborating entity "ARTM_tx_240" for hierarchy "ARTM_tx_240:transmitter"
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(118): object "sym_count_ddd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(132): object "sym_phase_of_ddddd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(137): object "alpha_d" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(180): object "simulation" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(186): object "bit_rate_rs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ARTM_tx_240.v(187): object "rst_ddd" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at ARTM_tx_240.v(313): variable "data_samp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at ARTM_tx_240.v(315): variable "data_samp" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "three_cnt_a" at ARTM_tx_240.v(87) has no driver
Warning (10034): Output port "bit_0_a_ddd" at ARTM_tx_240.v(85) has no driver
Warning (10034): Output port "bit_0_b_ddd" at ARTM_tx_240.v(85) has no driver
Warning (10034): Output port "odd_ev" at ARTM_tx_240.v(88) has no driver
Info (12128): Elaborating entity "data_transition_pll_240" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate"
Warning (10036): Verilog HDL or VHDL warning at data_transition_pll_240.v(109): object "transition_ddddddddd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at data_transition_pll_240.v(136): object "transition_data_ddddd" assigned a value but never read
Warning (10034): Output port "dividend" at data_transition_pll_240.v(71) has no driver
Warning (10034): Output port "divisor" at data_transition_pll_240.v(71) has no driver
Warning (10034): Output port "bit_cnt" at data_transition_pll_240.v(79) has no driver
Warning (10034): Output port "quotient_1" at data_transition_pll_240.v(72) has no driver
Info (12128): Elaborating entity "NCO_32" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|NCO_32:osc"
Info (12128): Elaborating entity "mult_24_8" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "4"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "40"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_u4p.tdf
    Info (12023): Found entity 1: mult_u4p
Info (12128): Elaborating entity "mult_u4p" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|mult_24_8:SCALER|lpm_mult:lpm_mult_component|mult_u4p:auto_generated"
Info (12128): Elaborating entity "Add_32" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|Add_32:add_a"
Info (12128): Elaborating entity "frequency_est_240" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|frequency_est_240:freq_est2"
Warning (10036): Verilog HDL or VHDL warning at frequency_est_240.v(50): object "divide_cnt_32" assigned a value but never read
Info (12128): Elaborating entity "ACCUM_32" for hierarchy "ARTM_tx_240:transmitter|data_transition_pll_240:detect_bit_rate|ACCUM_32:accum"
Info (12128): Elaborating entity "RNRZ_L" for hierarchy "ARTM_tx_240:transmitter|RNRZ_L:scrambler"
Info (12128): Elaborating entity "PLL_10_240" for hierarchy "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop"
Info (12128): Elaborating entity "altpll" for hierarchy "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "24"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "24"
    Info (12134): Parameter "clk1_phase_shift" = "260"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "24"
    Info (12134): Parameter "clk2_phase_shift" = "2344"
    Info (12134): Parameter "clk3_divide_by" = "1"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "12"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "100000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL_10_240"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_10_240_altpll.v
    Info (12023): Found entity 1: PLL_10_240_altpll
Info (12128): Elaborating entity "PLL_10_240_altpll" for hierarchy "ARTM_tx_240:transmitter|PLL_10_240:phase_locked_loop|altpll:altpll_component|PLL_10_240_altpll:auto_generated"
Info (12128): Elaborating entity "FM" for hierarchy "ARTM_tx_240:transmitter|FM:FM_PCM_phase_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "init_file" = "FM.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i531.tdf
    Info (12023): Found entity 1: altsyncram_i531
Info (12128): Elaborating entity "altsyncram_i531" for hierarchy "ARTM_tx_240:transmitter|FM:FM_PCM_phase_0|altsyncram:altsyncram_component|altsyncram_i531:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU0" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "init_file" = "SOQPSK_0.mif"
    Info (12134): Parameter "intended_device_family" = "Stratix"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gl31.tdf
    Info (12023): Found entity 1: altsyncram_gl31
Info (12128): Elaborating entity "altsyncram_gl31" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU0:soqpsk_lu0|altsyncram:altsyncram_component|altsyncram_gl31:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU1" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qe91.tdf
    Info (12023): Found entity 1: altsyncram_qe91
Info (12128): Elaborating entity "altsyncram_qe91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU1:soqpsk_lu1|altsyncram:altsyncram_component|altsyncram_qe91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU2" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_re91.tdf
    Info (12023): Found entity 1: altsyncram_re91
Info (12128): Elaborating entity "altsyncram_re91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU2:soqpsk_lu2|altsyncram:altsyncram_component|altsyncram_re91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU3" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_se91.tdf
    Info (12023): Found entity 1: altsyncram_se91
Info (12128): Elaborating entity "altsyncram_se91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU3:soqpsk_lu3|altsyncram:altsyncram_component|altsyncram_se91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU4" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_4.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_te91.tdf
    Info (12023): Found entity 1: altsyncram_te91
Info (12128): Elaborating entity "altsyncram_te91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU4:soqpsk_lu4|altsyncram:altsyncram_component|altsyncram_te91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU5" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_5.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ue91.tdf
    Info (12023): Found entity 1: altsyncram_ue91
Info (12128): Elaborating entity "altsyncram_ue91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU5:soqpsk_lu5|altsyncram:altsyncram_component|altsyncram_ue91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU6" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_6.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ve91.tdf
    Info (12023): Found entity 1: altsyncram_ve91
Info (12128): Elaborating entity "altsyncram_ve91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU6:soqpsk_lu6|altsyncram:altsyncram_component|altsyncram_ve91:auto_generated"
Info (12128): Elaborating entity "SOQPSK_LU7" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SOQPSK_7.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "14"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0f91.tdf
    Info (12023): Found entity 1: altsyncram_0f91
Info (12128): Elaborating entity "altsyncram_0f91" for hierarchy "ARTM_tx_240:transmitter|SOQPSK_LU7:soqpsk_lu7|altsyncram:altsyncram_component|altsyncram_0f91:auto_generated"
Info (12128): Elaborating entity "frequency_translate_cyclone_2" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier"
Info (12128): Elaborating entity "COS_ROM_2_cy" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "COS_rom_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gk91.tdf
    Info (12023): Found entity 1: altsyncram_gk91
Info (12128): Elaborating entity "altsyncram_gk91" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|COS_ROM_2_cy:cos_rom|altsyncram:altsyncram_component|altsyncram_gk91:auto_generated"
Info (12128): Elaborating entity "SIN_ROM_2_cy" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "SIN_rom_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lk91.tdf
    Info (12023): Found entity 1: altsyncram_lk91
Info (12128): Elaborating entity "altsyncram_lk91" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|SIN_ROM_2_cy:sin_rom|altsyncram:altsyncram_component|altsyncram_lk91:auto_generated"
Info (12128): Elaborating entity "multiplier_1_st" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "12"
    Info (12134): Parameter "lpm_widthb" = "14"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_96p.tdf
    Info (12023): Found entity 1: mult_96p
Info (12128): Elaborating entity "mult_96p" for hierarchy "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated"
Info (12128): Elaborating entity "multiplier_14_12" for hierarchy "ARTM_tx_240:transmitter|multiplier_14_12:scale"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_pipeline" = "2"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "14"
    Info (12134): Parameter "lpm_widthb" = "12"
    Info (12134): Parameter "lpm_widthp" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b6p.tdf
    Info (12023): Found entity 1: mult_b6p
Info (12128): Elaborating entity "mult_b6p" for hierarchy "ARTM_tx_240:transmitter|multiplier_14_12:scale|lpm_mult:lpm_mult_component|mult_b6p:auto_generated"
Info (12128): Elaborating entity "Internal_Data_Gen" for hierarchy "Internal_Data_Gen:internal"
Info (12128): Elaborating entity "serial_IFC" for hierarchy "serial_IFC:SPI"
Warning (10036): Verilog HDL or VHDL warning at serial_IFC.v(85): object "restart" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at serial_IFC.v(91): object "rst_b" assigned a value but never read
Warning (10272): Verilog HDL Case Statement warning at serial_IFC.v(307): case item expression covers a value already covered by a previous case item
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1"
        Warning (14320): Synthesized away node "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:sin_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2"
        Warning (14320): Synthesized away node "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_mult1"
        Warning (14320): Synthesized away node "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|multiplier_1_st:cos_mult|lpm_mult:lpm_mult_component|mult_96p:auto_generated|mac_out2"
Info (13014): Ignored 97 buffer(s)
    Info (13019): Ignored 97 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ARTM_tx_240:transmitter|sine_O_d_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 16
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|cosine_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 17
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|altshift_taps:sine_O_d_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_d6m.tdf
    Info (12023): Found entity 1: shift_taps_d6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ud81.tdf
    Info (12023): Found entity 1: altsyncram_ud81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12130): Elaborated megafunction instantiation "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0"
Info (12133): Instantiated megafunction "ARTM_tx_240:transmitter|frequency_translate_cyclone_2:produce_carrier|altshift_taps:cosine_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_e6m.tdf
    Info (12023): Found entity 1: shift_taps_e6m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5l31.tdf
    Info (12023): Found entity 1: altsyncram_5l31
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TP3" is stuck at GND
    Warning (13410): Pin "TP4" is stuck at GND
    Warning (13410): Pin "TP5" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 86 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/Clock_240_tx.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2702 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2450 logic cells
    Info (21064): Implemented 199 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Sun Feb 23 13:05:21 2014
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:12


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projects/BA_MicroWave/Quartus_files_from_Tamir_2014Feb/Clock_240_tx/Clock_240_tx.map.smsg.


