<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>tiled_conv</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2502647809</Best-caseLatency>
            <Average-caseLatency>2532098049</Average-caseLatency>
            <Worst-caseLatency>2561548289</Worst-caseLatency>
            <Best-caseRealTimeLatency>25.026 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>25.321 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>25.615 sec</Worst-caseRealTimeLatency>
            <Interval-min>2502647810</Interval-min>
            <Interval-max>2561548290</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <TILE_ROW_TILE_COL_TILE_DEPTH>
                <TripCount>8192</TripCount>
                <Latency>
                    <range>
                        <min>2502647808</min>
                        <max>2561548288</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>25026478080</min>
                        <max>25615482880</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>305499</min>
                        <max>312689</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6>
                    <TripCount>1840</TripCount>
                    <Latency>301760</Latency>
                    <AbsoluteTimeLatency>3017600</AbsoluteTimeLatency>
                    <IterationLatency>164</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6>
            </TILE_ROW_TILE_COL_TILE_DEPTH>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11</BRAM_18K>
            <DSP>10</DSP>
            <FF>5421</FF>
            <LUT>8514</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WSTRB</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WSTRB</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>tiled_conv</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403</InstName>
                    <ModuleName>tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>403</ID>
                    <BindInstances>empty_fu_382_p2 add_ln33_2_fu_233_p2 add_ln33_fu_284_p2 mul_2ns_7ns_8_1_1_U2 mul_2ns_22ns_23_1_1_U1 add_ln33_1_fu_513_p2 add_ln36_fu_321_p2 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 p_mid1_fu_417_p2 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 add_ln50_1_fu_352_p2 add_ln50_fu_469_p2 add_ln53_2_fu_521_p2 add_ln39_fu_358_p2 add_ln36_1_fu_251_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414</InstName>
                    <ModuleName>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>414</ID>
                    <BindInstances>add_ln76_1_fu_184_p2 add_ln76_fu_281_p2 sub_ln87_fu_317_p2 add_ln79_fu_338_p2 add_ln87_fu_362_p2 add_ln82_fu_384_p2 add_ln85_fu_416_p2 add_ln82_1_fu_226_p2 add_ln79_1_fu_240_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422</InstName>
                    <ModuleName>tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>422</ID>
                    <BindInstances>add_ln30_1_fu_130_p2 add_ln30_fu_142_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U26 add_ln31_fu_225_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U26 add_ln32_fu_252_p2 add_ln31_1_fu_166_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_BIAS_fu_427</InstName>
                    <ModuleName>tiled_conv_Pipeline_BIAS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>427</ID>
                    <BindInstances>add_ln94_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442</InstName>
                    <ModuleName>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>442</ID>
                    <BindInstances>empty_fu_307_p2 mul_mul_6ns_19ns_25_4_1_U42 add_ln133_fu_463_p2 empty_29_fu_471_p2 add_ln133_3_fu_594_p2 grp_fu_289_p0 add_ln122_fu_319_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U43 p_mid1185_fu_347_p2 mul_mul_6ns_19ns_25_4_1_U44 add_ln133_4_fu_510_p2 add_ln133_5_fu_604_p2 add_ln125_fu_413_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U43 p_mid1172_fu_546_p2 add_ln133_8_fu_611_p2 add_ln128_fu_444_p2 add_ln125_1_fu_359_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458</InstName>
                    <ModuleName>tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>458</ID>
                    <BindInstances>empty_fu_352_p2 add_ln43_fu_215_p2 add_ln43_1_fu_230_p2 mul_2ns_7ns_8_1_1_U29 add_ln1319_fu_402_p2 add_ln44_fu_276_p2 p_mid1116_fu_375_p2 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 add_ln46_1_fu_394_p2 ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 mac_muladd_16s_16s_29ns_29_4_1_U31 mac_muladd_16s_16s_29ns_29_4_1_U31 add_ln45_fu_304_p2 add_ln44_1_fu_310_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_in_buf_V_U conv_wt_buf_V_U conv_out_buf_V_U add_ln50_1_fu_552_p2 add_ln133_fu_562_p2 add_ln43_2_fu_582_p2 add_ln43_fu_594_p2 mul_5ns_6ns_9_1_1_U58 mac_muladd_5ns_6ns_3s_11_4_1_U61 mac_muladd_5ns_6ns_3s_11_4_1_U61 add_ln46_fu_688_p2 add_ln50_fu_756_p2 add_ln133_1_fu_773_p2 add_ln54_fu_824_p2 mul_mul_5ns_11ns_16_4_1_U62 add_ln54_1_fu_832_p2 add_ln38_1_fu_934_p2 add_ln38_fu_940_p2 sub_ln1319_fu_1254_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U63 add_ln40_fu_1024_p2 add_ln40_1_fu_1030_p2 mac_muladd_3ns_5ns_5ns_8_4_1_U63 add_ln859_fu_1268_p2 add_ln1696_fu_1273_p2 add_ln41_fu_1074_p2 add_ln41_1_fu_1080_p2 add_ln40_2_fu_1086_p2 add_ln52_fu_1140_p2 add_ln46_2_fu_1145_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</Name>
            <Loops>
                <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7189</Best-caseLatency>
                    <Average-caseLatency>7189</Average-caseLatency>
                    <Worst-caseLatency>7189</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7189</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                        <Name>INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</Name>
                        <TripCount>7176</TripCount>
                        <Latency>7187</Latency>
                        <AbsoluteTimeLatency>71.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>750</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>791</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_382_p2" SOURCE="utils.cpp:36" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_2_fu_233_p2" SOURCE="utils.cpp:33" URAM="0" VARIABLE="add_ln33_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_284_p2" SOURCE="utils.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_8_1_1_U2" SOURCE="utils.cpp:51" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_22ns_23_1_1_U1" SOURCE="utils.cpp:33" URAM="0" VARIABLE="mul_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_513_p2" SOURCE="utils.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_321_p2" SOURCE="utils.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3" SOURCE="utils.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3" SOURCE="utils.cpp:36" URAM="0" VARIABLE="mul_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_417_p2" SOURCE="utils.cpp:36" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3" SOURCE="utils.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_352_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_469_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_2_fu_521_p2" SOURCE="utils.cpp:53" URAM="0" VARIABLE="add_ln53_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_358_p2" SOURCE="utils.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_251_p2" SOURCE="utils.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
            <Loops>
                <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>592</Best-caseLatency>
                    <Average-caseLatency>592</Average-caseLatency>
                    <Worst-caseLatency>592</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.920 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.920 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.920 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>592</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                        <Name>WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
                        <TripCount>588</TripCount>
                        <Latency>590</Latency>
                        <AbsoluteTimeLatency>5.900 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>98</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>466</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_184_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_281_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln87_fu_317_p2" SOURCE="utils.cpp:87" URAM="0" VARIABLE="sub_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_338_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_362_p2" SOURCE="utils.cpp:87" URAM="0" VARIABLE="add_ln87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_384_p2" SOURCE="utils.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_416_p2" SOURCE="utils.cpp:85" URAM="0" VARIABLE="add_ln85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_226_p2" SOURCE="utils.cpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_240_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_BIAS</Name>
            <Loops>
                <BIAS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BIAS>
                        <Name>BIAS</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BIAS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BIAS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_199_p2" SOURCE="utils.cpp:94" URAM="0" VARIABLE="add_ln94"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3</Name>
            <Loops>
                <VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.925</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1845</Best-caseLatency>
                    <Average-caseLatency>1845</Average-caseLatency>
                    <Worst-caseLatency>1845</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1845</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3>
                        <Name>VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3</Name>
                        <TripCount>1840</TripCount>
                        <Latency>1843</Latency>
                        <AbsoluteTimeLatency>18.430 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>241</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_130_p2" SOURCE="conv_7x7.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_142_p2" SOURCE="conv_7x7.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U26" SOURCE="conv_7x7.cpp:33" URAM="0" VARIABLE="mul_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_225_p2" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U26" SOURCE="conv_7x7.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_252_p2" SOURCE="conv_7x7.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_166_p2" SOURCE="conv_7x7.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9</Name>
            <Loops>
                <VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.982</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156</Best-caseLatency>
                    <Average-caseLatency>156</Average-caseLatency>
                    <Worst-caseLatency>156</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.560 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.560 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9>
                        <Name>VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9</Name>
                        <TripCount>147</TripCount>
                        <Latency>154</Latency>
                        <AbsoluteTimeLatency>1.540 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>364</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>612</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_352_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_215_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_230_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_7ns_8_1_1_U29" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="mul_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1319_fu_402_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="add_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_276_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1116_fu_375_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="p_mid1116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="mul_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_394_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U31" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_4_1_U31" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_304_p2" SOURCE="conv_7x7.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_310_p2" SOURCE="conv_7x7.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</Name>
            <Loops>
                <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1862</Best-caseLatency>
                    <Average-caseLatency>1862</Average-caseLatency>
                    <Worst-caseLatency>1862</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1862</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                        <Name>OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</Name>
                        <TripCount>1840</TripCount>
                        <Latency>1860</Latency>
                        <AbsoluteTimeLatency>18.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1256</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1537</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_307_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_4_1_U42" SOURCE="utils.cpp:133" URAM="0" VARIABLE="mul_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_463_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_471_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_594_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_289_p0" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_319_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U43" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696" URAM="0" VARIABLE="mul_ln1696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1185_fu_347_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="p_mid1185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_4_1_U44" SOURCE="utils.cpp:133" URAM="0" VARIABLE="mul_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_4_fu_510_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_5_fu_604_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_413_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U43" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696" URAM="0" VARIABLE="add_ln1696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1172_fu_546_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="p_mid1172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_8_fu_611_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_444_p2" SOURCE="utils.cpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_359_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv</Name>
            <Loops>
                <TILE_ROW_TILE_COL_TILE_DEPTH>
                    <VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6/>
                </TILE_ROW_TILE_COL_TILE_DEPTH>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2502647809</Best-caseLatency>
                    <Average-caseLatency>2532098049</Average-caseLatency>
                    <Worst-caseLatency>2561548289</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.026 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.321 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.615 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2502647810 ~ 2561548290</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW_TILE_COL_TILE_DEPTH>
                        <Name>TILE_ROW_TILE_COL_TILE_DEPTH</Name>
                        <TripCount>8192</TripCount>
                        <Latency>2502647808 ~ 2561548288</Latency>
                        <AbsoluteTimeLatency>25.026 sec ~ 25.615 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>305499</min>
                                <max>312689</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>305499 ~ 312689</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403</Instance>
                            <Instance>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414</Instance>
                            <Instance>grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422</Instance>
                            <Instance>grp_tiled_conv_Pipeline_BIAS_fu_427</Instance>
                            <Instance>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442</Instance>
                        </InstanceList>
                        <VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6>
                            <Name>VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6</Name>
                            <TripCount>1840</TripCount>
                            <Latency>301760</Latency>
                            <AbsoluteTimeLatency>3.018 ms</AbsoluteTimeLatency>
                            <IterationLatency>164</IterationLatency>
                            <PipelineDepth>164</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458</Instance>
                            </InstanceList>
                        </VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6>
                    </TILE_ROW_TILE_COL_TILE_DEPTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>5421</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>8514</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_in_buf_V_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_out_buf_V_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_552_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_562_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_582_p2" SOURCE="tiled_conv.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_594_p2" SOURCE="tiled_conv.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_9_1_1_U58" SOURCE="tiled_conv.cpp:46" URAM="0" VARIABLE="p_mid2256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_3s_11_4_1_U61" SOURCE="tiled_conv.cpp:46" URAM="0" VARIABLE="p_mid2258_v"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_3s_11_4_1_U61" SOURCE="tiled_conv.cpp:46" URAM="0" VARIABLE="p_mid2258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_688_p2" SOURCE="tiled_conv.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_756_p2" SOURCE="utils.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_773_p2" SOURCE="utils.cpp:133" URAM="0" VARIABLE="add_ln133_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_824_p2" SOURCE="tiled_conv.cpp:54" URAM="0" VARIABLE="add_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_5ns_11ns_16_4_1_U62" SOURCE="tiled_conv.cpp:54" URAM="0" VARIABLE="mul_ln54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_1_fu_832_p2" SOURCE="tiled_conv.cpp:54" URAM="0" VARIABLE="add_ln54_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_934_p2" SOURCE="conv_7x7.cpp:38" URAM="0" VARIABLE="add_ln38_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_940_p2" SOURCE="conv_7x7.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1319_fu_1254_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="sub_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U63" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1024_p2" SOURCE="conv_7x7.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_1030_p2" SOURCE="conv_7x7.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_3ns_5ns_5ns_8_4_1_U63" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln859_fu_1268_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859" URAM="0" VARIABLE="add_ln859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1696_fu_1273_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696" URAM="0" VARIABLE="add_ln1696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1074_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_1080_p2" SOURCE="conv_7x7.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_2_fu_1086_p2" SOURCE="conv_7x7.cpp:40" URAM="0" VARIABLE="add_ln40_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1140_p2" SOURCE="tiled_conv.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL_TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_1145_p2" SOURCE="tiled_conv.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_feature_map" index="0" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_weights" index="1" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_bias" index="2" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_feature_map" index="3" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_feature_map_1" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 31 to 0 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_feature_map_2" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 63 to 32 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x1c" name="layer_weights_1" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 31 to 0 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="layer_weights_2" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 63 to 32 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="layer_bias_1" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 31 to 0 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="layer_bias_2" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 63 to 32 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_feature_map_1" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 31 to 0 of output_feature_map"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_feature_map_2" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 63 to 32 of output_feature_map"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="layer_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_fm:m_axi_wt</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fm" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fm_" paramPrefix="C_M_AXI_FM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fm_ARADDR</port>
                <port>m_axi_fm_ARBURST</port>
                <port>m_axi_fm_ARCACHE</port>
                <port>m_axi_fm_ARID</port>
                <port>m_axi_fm_ARLEN</port>
                <port>m_axi_fm_ARLOCK</port>
                <port>m_axi_fm_ARPROT</port>
                <port>m_axi_fm_ARQOS</port>
                <port>m_axi_fm_ARREADY</port>
                <port>m_axi_fm_ARREGION</port>
                <port>m_axi_fm_ARSIZE</port>
                <port>m_axi_fm_ARUSER</port>
                <port>m_axi_fm_ARVALID</port>
                <port>m_axi_fm_AWADDR</port>
                <port>m_axi_fm_AWBURST</port>
                <port>m_axi_fm_AWCACHE</port>
                <port>m_axi_fm_AWID</port>
                <port>m_axi_fm_AWLEN</port>
                <port>m_axi_fm_AWLOCK</port>
                <port>m_axi_fm_AWPROT</port>
                <port>m_axi_fm_AWQOS</port>
                <port>m_axi_fm_AWREADY</port>
                <port>m_axi_fm_AWREGION</port>
                <port>m_axi_fm_AWSIZE</port>
                <port>m_axi_fm_AWUSER</port>
                <port>m_axi_fm_AWVALID</port>
                <port>m_axi_fm_BID</port>
                <port>m_axi_fm_BREADY</port>
                <port>m_axi_fm_BRESP</port>
                <port>m_axi_fm_BUSER</port>
                <port>m_axi_fm_BVALID</port>
                <port>m_axi_fm_RDATA</port>
                <port>m_axi_fm_RID</port>
                <port>m_axi_fm_RLAST</port>
                <port>m_axi_fm_RREADY</port>
                <port>m_axi_fm_RRESP</port>
                <port>m_axi_fm_RUSER</port>
                <port>m_axi_fm_RVALID</port>
                <port>m_axi_fm_WDATA</port>
                <port>m_axi_fm_WID</port>
                <port>m_axi_fm_WLAST</port>
                <port>m_axi_fm_WREADY</port>
                <port>m_axi_fm_WSTRB</port>
                <port>m_axi_fm_WUSER</port>
                <port>m_axi_fm_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wt" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_wt_" paramPrefix="C_M_AXI_WT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wt_ARADDR</port>
                <port>m_axi_wt_ARBURST</port>
                <port>m_axi_wt_ARCACHE</port>
                <port>m_axi_wt_ARID</port>
                <port>m_axi_wt_ARLEN</port>
                <port>m_axi_wt_ARLOCK</port>
                <port>m_axi_wt_ARPROT</port>
                <port>m_axi_wt_ARQOS</port>
                <port>m_axi_wt_ARREADY</port>
                <port>m_axi_wt_ARREGION</port>
                <port>m_axi_wt_ARSIZE</port>
                <port>m_axi_wt_ARUSER</port>
                <port>m_axi_wt_ARVALID</port>
                <port>m_axi_wt_AWADDR</port>
                <port>m_axi_wt_AWBURST</port>
                <port>m_axi_wt_AWCACHE</port>
                <port>m_axi_wt_AWID</port>
                <port>m_axi_wt_AWLEN</port>
                <port>m_axi_wt_AWLOCK</port>
                <port>m_axi_wt_AWPROT</port>
                <port>m_axi_wt_AWQOS</port>
                <port>m_axi_wt_AWREADY</port>
                <port>m_axi_wt_AWREGION</port>
                <port>m_axi_wt_AWSIZE</port>
                <port>m_axi_wt_AWUSER</port>
                <port>m_axi_wt_AWVALID</port>
                <port>m_axi_wt_BID</port>
                <port>m_axi_wt_BREADY</port>
                <port>m_axi_wt_BRESP</port>
                <port>m_axi_wt_BUSER</port>
                <port>m_axi_wt_BVALID</port>
                <port>m_axi_wt_RDATA</port>
                <port>m_axi_wt_RID</port>
                <port>m_axi_wt_RLAST</port>
                <port>m_axi_wt_RREADY</port>
                <port>m_axi_wt_RRESP</port>
                <port>m_axi_wt_RUSER</port>
                <port>m_axi_wt_RVALID</port>
                <port>m_axi_wt_WDATA</port>
                <port>m_axi_wt_WID</port>
                <port>m_axi_wt_WLAST</port>
                <port>m_axi_wt_WREADY</port>
                <port>m_axi_wt_WSTRB</port>
                <port>m_axi_wt_WUSER</port>
                <port>m_axi_wt_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fm">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_wt">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_feature_map_1, 0x10, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">input_feature_map_2, 0x14, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">layer_weights_1, 0x1c, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_weights_2, 0x20, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_bias_1, 0x28, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">layer_bias_2, 0x2c, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">output_feature_map_1, 0x34, 32, W, Data signal of output_feature_map, </column>
                    <column name="s_axi_control">output_feature_map_2, 0x38, 32, W, Data signal of output_feature_map, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_weights">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_bias">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_feature_map">m_axi_fm, interface, , </column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_1 offset=0x10 range=32</column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_2 offset=0x14 range=32</column>
                    <column name="layer_weights">m_axi_wt, interface, , </column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_1 offset=0x1c range=32</column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_2 offset=0x20 range=32</column>
                    <column name="layer_bias">m_axi_wt, interface, , </column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_1 offset=0x28 range=32</column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_2 offset=0x2c range=32</column>
                    <column name="output_feature_map">m_axi_fm, interface, , </column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_1 offset=0x34 range=32</column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_wt">WEIGHT_KERNEL_NUM, read, 588, 16, utils.cpp:76:5</column>
                    <column name="m_axi_wt">BIAS, read, 4, 16, utils.cpp:94:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_fm">input_feature_map, INPUT_BUFFER_WIDTH, Access load is in the conditional branch, 214-232, utils.cpp:39:13</column>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:128:13</column>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:128:13</column>
                    <column name="m_axi_wt">layer_weights, , Access is clobbered by load, 214-231, utils.cpp:76:5</column>
                    <column name="m_axi_wt">layer_bias, , Access is clobbered by load, 214-231, utils.cpp:94:5</column>
                    <column name="m_axi_wt">layer_bias, BIAS, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:94:5</column>
                    <column name="m_axi_wt">layer_weights, WEIGHT_KERNEL_WIDTH, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:85:14</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="tiled_conv.cpp:23" status="valid" parentFunction="tiled_conv" variable="input_feature_map" isDirective="0" options="m_axi depth=1 port=input_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:24" status="valid" parentFunction="tiled_conv" variable="layer_weights" isDirective="0" options="m_axi depth=1 port=layer_weights bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:25" status="valid" parentFunction="tiled_conv" variable="layer_bias" isDirective="0" options="m_axi depth=1 port=layer_bias bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:26" status="valid" parentFunction="tiled_conv" variable="output_feature_map" isDirective="0" options="m_axi depth=1 port=output_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:28" status="valid" parentFunction="tiled_conv" variable="return" isDirective="0" options="s_axilite register port=return"/>
    </PragmaReport>
</profile>

