// Seed: 2047505529
module module_0 ();
  assign id_1[1] = ((1));
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    input wire id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    input uwire id_6,
    output uwire id_7,
    output tri1 id_8
);
  module_0();
  assign id_7 = 1;
  wire id_10;
endmodule
module module_2 (
    output supply0 id_0
    , id_13,
    output wand id_1,
    input wand id_2
    , id_14,
    input supply1 id_3,
    input wand id_4,
    output wand id_5,
    input tri id_6,
    input tri id_7,
    input wand id_8,
    input wire id_9,
    output wire id_10,
    input tri id_11
);
  wire id_15;
  module_0();
endmodule
