// Seed: 677634920
macromodule module_0 (
    output wire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wire id_3,
    input tri id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    input wor id_8,
    output wire id_9,
    input supply0 id_10
    , id_17,
    input supply0 id_11,
    input wire id_12,
    input supply1 id_13,
    input uwire id_14,
    output supply1 id_15
);
  wire id_18 = id_8;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_2 = 32'd22
) (
    output tri0  _id_0,
    inout  uwire id_1,
    input  tri   _id_2
);
  logic [(  id_2  ) : id_0] id_4 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
