# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:23:28 on Nov 02,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
add wave  \
sim:/tb_top/dut/OUTPUT_LENGTH \
sim:/tb_top/dut/MAX_MESSAGE_LENGTH \
sim:/tb_top/dut/NUMBER_OF_Ks \
sim:/tb_top/dut/NUMBER_OF_Hs \
sim:/tb_top/dut/SYMBOL_WIDTH \
sim:/tb_top/dut/W_LENGTH \
sim:/tb_top/dut/dut__xxx__finish \
sim:/tb_top/dut/xxx__dut__go \
sim:/tb_top/dut/xxx__dut__msg_length \
sim:/tb_top/dut/dut__msg__address \
sim:/tb_top/dut/dut__msg__enable \
sim:/tb_top/dut/dut__msg__write \
sim:/tb_top/dut/msg__dut__data \
sim:/tb_top/dut/dut__kmem__address \
sim:/tb_top/dut/dut__kmem__enable \
sim:/tb_top/dut/dut__kmem__write \
sim:/tb_top/dut/kmem__dut__data \
sim:/tb_top/dut/dut__hmem__address \
sim:/tb_top/dut/dut__hmem__enable \
sim:/tb_top/dut/dut__hmem__write \
sim:/tb_top/dut/hmem__dut__data \
sim:/tb_top/dut/dut__dom__address \
sim:/tb_top/dut/dut__dom__data \
sim:/tb_top/dut/dut__dom__enable \
sim:/tb_top/dut/dut__dom__write \
sim:/tb_top/dut/clk \
sim:/tb_top/dut/reset \
sim:/tb_top/dut/address_read_complete \
sim:/tb_top/dut/message_vector_complete \
sim:/tb_top/dut/message_vector \
sim:/tb_top/dut/w_vector_index \
sim:/tb_top/dut/w_vector_enable \
sim:/tb_top/dut/w_vector_index_complete \
sim:/tb_top/dut/w_vector \
sim:/tb_top/dut/w_vector_complete
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave  \
sim:/tb_top/dut/u5/W_LENGTH \
sim:/tb_top/dut/u5/clock \
sim:/tb_top/dut/u5/reset \
sim:/tb_top/dut/u5/enable \
sim:/tb_top/dut/u5/w_index_complete \
sim:/tb_top/dut/u5/w_vector_index \
sim:/tb_top/dut/u5/message_vector \
sim:/tb_top/dut/u5/prev_w_vector \
sim:/tb_top/dut/u5/w_vector_complete \
sim:/tb_top/dut/u5/w_vector \
sim:/tb_top/dut/u5/w_16_complete \
sim:/tb_top/dut/u5/intermediate_w_vector
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
# Causality operation skipped due to absence of debug database file
run
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:34:30 on Nov 02,2018, Elapsed time: 0:11:02
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:34:30 on Nov 02,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
add wave  \
sim:/tb_top/dut/u5/W_LENGTH \
sim:/tb_top/dut/u5/clock \
sim:/tb_top/dut/u5/reset \
sim:/tb_top/dut/u5/enable \
sim:/tb_top/dut/u5/w_index_complete \
sim:/tb_top/dut/u5/w_vector_index \
sim:/tb_top/dut/u5/message_vector \
sim:/tb_top/dut/u5/prev_w_vector \
sim:/tb_top/dut/u5/w_vector_complete \
sim:/tb_top/dut/u5/w_vector \
sim:/tb_top/dut/u5/w_16_complete \
sim:/tb_top/dut/u5/intermediate_w_vector
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave  \
sim:/tb_top/dut/u4/UP_COUNT \
sim:/tb_top/dut/u4/MAX_MESSAGE_LENGTH \
sim:/tb_top/dut/u4/clock \
sim:/tb_top/dut/u4/reset \
sim:/tb_top/dut/u4/start \
sim:/tb_top/dut/u4/msg_length \
sim:/tb_top/dut/u4/read_address \
sim:/tb_top/dut/u4/read_complete
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
add wave  \
sim:/tb_top/dut/u5/u0/W_LENGTH \
sim:/tb_top/dut/u5/u0/clock \
sim:/tb_top/dut/u5/u0/reset \
sim:/tb_top/dut/u5/u0/enable \
sim:/tb_top/dut/u5/u0/w_index_complete \
sim:/tb_top/dut/u5/u0/w_vector_index \
sim:/tb_top/dut/u5/u0/message_vector \
sim:/tb_top/dut/u5/u0/prev_w_vector \
sim:/tb_top/dut/u5/u0/w_16_complete \
sim:/tb_top/dut/u5/u0/w_vector \
sim:/tb_top/dut/u5/u0/block_bit
vsim -voptargs=+acc work.tb_top
# End time: 13:40:45 on Nov 02,2018, Elapsed time: 0:06:15
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:40:45 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
add wave  \
sim:/tb_top/dut/u5/u0/W_LENGTH \
sim:/tb_top/dut/u5/u0/clock \
sim:/tb_top/dut/u5/u0/reset \
sim:/tb_top/dut/u5/u0/enable \
sim:/tb_top/dut/u5/u0/w_index_complete \
sim:/tb_top/dut/u5/u0/w_vector_index \
sim:/tb_top/dut/u5/u0/message_vector \
sim:/tb_top/dut/u5/u0/prev_w_vector \
sim:/tb_top/dut/u5/u0/w_16_complete \
sim:/tb_top/dut/u5/u0/w_vector \
sim:/tb_top/dut/u5/u0/block_bit
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:43:43 on Nov 02,2018, Elapsed time: 0:02:58
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:43:43 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:44:51 on Nov 02,2018, Elapsed time: 0:01:08
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:44:51 on Nov 02,2018
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:46:58 on Nov 02,2018, Elapsed time: 0:02:07
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:46:58 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:49:55 on Nov 02,2018, Elapsed time: 0:02:57
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:49:55 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 13:55:29 on Nov 02,2018, Elapsed time: 0:05:34
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 13:55:29 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:00:32 on Nov 02,2018, Elapsed time: 0:05:03
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:00:32 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave sim:/tb_top/dut/u4/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
vsim -voptargs=+acc work.tb_top
# End time: 14:17:30 on Nov 02,2018, Elapsed time: 0:16:58
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:17:30 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64_16.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u0 File: ../SupportingModules/w64.v Line: 27
add wave sim:/tb_top/dut/u5/u0/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:23:56 on Nov 02,2018, Elapsed time: 0:06:26
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:23:56 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64_16.sv(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u0 File: ../SupportingModules/w64.v Line: 27
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (7) for port 'w_vector_index'. The port definition is at: ../SupportingModules/w64_1663.v(10).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:25:23 on Nov 02,2018, Elapsed time: 0:01:27
# Errors: 0, Warnings: 7
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:25:23 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:38:32 on Nov 02,2018, Elapsed time: 0:13:09
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:38:32 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:45:35 on Nov 02,2018, Elapsed time: 0:07:03
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:45:35 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:48:36 on Nov 02,2018, Elapsed time: 0:03:01
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:48:36 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 14:53:49 on Nov 02,2018, Elapsed time: 0:05:13
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 14:53:49 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:03:20 on Nov 02,2018, Elapsed time: 0:09:31
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:03:20 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'w_vector'. The port definition is at: ../SupportingModules/w64.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
add wave -r sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:16:47 on Nov 02,2018, Elapsed time: 0:13:27
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:16:47 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'w_vector'. The port definition is at: ../SupportingModules/w64.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
add wave sim:/tb_top/dut/u5/u1/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:20:47 on Nov 02,2018, Elapsed time: 0:04:00
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:20:47 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.sv(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'w_vector'. The port definition is at: ../SupportingModules/w64.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
add wave sim:/tb_top/dut/u5/u1/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
vsim -voptargs=+acc work.tb_top
# End time: 15:37:16 on Nov 02,2018, Elapsed time: 0:16:29
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:37:16 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2096) does not match connection size (2048) for port 'w_vector'. The port definition is at: ../SupportingModules/w64.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'prev_w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
# ** Warning: (vsim-3015) [PCDPC] - Port size (2048) does not match connection size (2096) for port 'w_vector'. The port definition is at: ../SupportingModules/w64_1663.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u5/u1 File: ../SupportingModules/w64.v Line: 31
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
vsim -voptargs=+acc work.tb_top
# End time: 15:39:35 on Nov 02,2018, Elapsed time: 0:02:19
# Errors: 0, Warnings: 8
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:39:35 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
add wave sim:/tb_top/dut/u5/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave  \
sim:/tb_top/dut/OUTPUT_LENGTH \
sim:/tb_top/dut/MAX_MESSAGE_LENGTH \
sim:/tb_top/dut/NUMBER_OF_Ks \
sim:/tb_top/dut/NUMBER_OF_Hs \
sim:/tb_top/dut/SYMBOL_WIDTH \
sim:/tb_top/dut/W_LENGTH \
sim:/tb_top/dut/dut__xxx__finish \
sim:/tb_top/dut/xxx__dut__go \
sim:/tb_top/dut/xxx__dut__msg_length \
sim:/tb_top/dut/dut__msg__address \
sim:/tb_top/dut/dut__msg__enable \
sim:/tb_top/dut/dut__msg__write \
sim:/tb_top/dut/msg__dut__data \
sim:/tb_top/dut/dut__kmem__address \
sim:/tb_top/dut/dut__kmem__enable \
sim:/tb_top/dut/dut__kmem__write \
sim:/tb_top/dut/kmem__dut__data \
sim:/tb_top/dut/dut__hmem__address \
sim:/tb_top/dut/dut__hmem__enable \
sim:/tb_top/dut/dut__hmem__write \
sim:/tb_top/dut/hmem__dut__data \
sim:/tb_top/dut/dut__dom__address \
sim:/tb_top/dut/dut__dom__data \
sim:/tb_top/dut/dut__dom__enable \
sim:/tb_top/dut/dut__dom__write \
sim:/tb_top/dut/clk \
sim:/tb_top/dut/reset \
sim:/tb_top/dut/address_read_complete \
sim:/tb_top/dut/message_vector_complete \
sim:/tb_top/dut/message_vector \
sim:/tb_top/dut/w_vector_index \
sim:/tb_top/dut/w_vector_enable \
sim:/tb_top/dut/w_vector_index_complete \
sim:/tb_top/dut/w_vector \
sim:/tb_top/dut/w_vector_complete
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 79
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 91
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:47:38 on Nov 02,2018, Elapsed time: 0:08:03
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:47:38 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error: MyDesign.v(102): Module 'hash' is not defined.
# Optimization failed
# Error loading design
# End time: 15:47:38 on Nov 02,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:48:10 on Nov 02,2018
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: MyDesign.v(103): Module 'hash' is not defined.
# Optimization failed
# Error loading design
# End time: 15:48:10 on Nov 02,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:49:01 on Nov 02,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'hash_data'. The port definition is at: ../SupportingModules/hash.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (256) does not match connection size (2096) for port 'prev_hash_vector'. The port definition is at: ../SupportingModules/hash.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (256) does not match connection size (2096) for port 'hash_vector'. The port definition is at: ../SupportingModules/hash.v(18).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/dut/u6/*
add wave sim:/tb_top/dut/u7/*
add wave sim:/tb_top/dut/u8/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:55:38 on Nov 02,2018, Elapsed time: 0:06:37
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:55:38 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'hash_data'. The port definition is at: ../SupportingModules/hash.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/hmem_mem/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave sim:/tb_top/dut/u8/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (33) does not match connection size (32) for port 'hash_data'. The port definition is at: ../SupportingModules/hash.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 15:58:22 on Nov 02,2018, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 15:58:22 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/dut/u8/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
add wave sim:/tb_top/dut/u6/*
add wave sim:/tb_top/dut/u7/*
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
vsim -voptargs=+acc work.tb_top
# End time: 16:02:02 on Nov 02,2018, Elapsed time: 0:03:40
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_top 
# Start time: 16:02:02 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/dut/u7/*
add wave sim:/tb_top/dut/u8/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 16:04:24 on Nov 02,2018, Elapsed time: 0:02:22
# Errors: 0, Warnings: 7
# vsim -voptargs="+acc" work.tb_top 
# Start time: 16:04:24 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/dut/u8/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 16:21:17 on Nov 02,2018, Elapsed time: 0:16:53
# Errors: 0, Warnings: 7
# vsim -voptargs="+acc" work.tb_top 
# Start time: 16:21:17 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 80
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 102
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 103
add wave sim:/tb_top/dut/u8/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 17:14:09 on Nov 02,2018, Elapsed time: 0:52:52
# Errors: 0, Warnings: 7
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:14:09 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): MyDesign.v(114): (vopt-2912) Port 'hash_data' not found in module 'k_vector' (7th connection).
# Optimization failed
# Error loading design
# End time: 17:14:09 on Nov 02,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim -voptargs=+acc work.tb_top
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:14:36 on Nov 02,2018
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (256) does not match connection size (2048) for port 'prev_k_vector'. The port definition is at: ../SupportingModules/k_vector.v(12).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'k_write'. The port definition is at: ../SupportingModules/k_vector.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (256) does not match connection size (2048) for port 'k_vector'. The port definition is at: ../SupportingModules/k_vector.v(18).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
add wave sim:/tb_top/dut/u11/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 17:16:11 on Nov 02,2018, Elapsed time: 0:01:35
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:16:11 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'k_write'. The port definition is at: ../SupportingModules/k_vector.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
add wave sim:/tb_top/dut/u11/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
vsim -voptargs=+acc work.tb_top
# End time: 17:31:54 on Nov 02,2018, Elapsed time: 0:15:43
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:31:54 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: MyDesign.v(114): (vopt-2685) [TFMPC] - Too few port connections for 'u11'.  Expected 11, found 10.
# ** Warning: MyDesign.v(114): (vopt-2718) [TFMPC] - Missing connection for port 'cur_k_value'.
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'k_write'. The port definition is at: ../SupportingModules/k_vector.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
add wave sim:/tb_top/dut/u11/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 17:33:34 on Nov 02,2018, Elapsed time: 0:01:40
# Errors: 0, Warnings: 12
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:33:34 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'k_write'. The port definition is at: ../SupportingModules/k_vector.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
add wave sim:/tb_top/dut/u11/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
vsim -voptargs=+acc work.tb_top
# End time: 17:35:15 on Nov 02,2018, Elapsed time: 0:01:41
# Errors: 0, Warnings: 10
# vsim -voptargs="+acc" work.tb_top 
# Start time: 17:35:15 on Nov 02,2018
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.sram(fast)
# Loading work.sram(fast__1)
# Loading work.sram(fast__2)
# Loading work.sram(fast__3)
# Loading work.MyDesign(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u1 File: MyDesign.v Line: 81
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'msg_write'. The port definition is at: ../SupportingModules/msg512Block.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u2 File: MyDesign.v Line: 82
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u4 File: MyDesign.v Line: 93
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (3) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u7 File: MyDesign.v Line: 103
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'hash_write'. The port definition is at: ../SupportingModules/hash.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u8 File: MyDesign.v Line: 104
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (32) for port 'msg_length'. The port definition is at: ../SupportingModules/counter.v(26).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'read_address'. The port definition is at: ../SupportingModules/counter.v(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u10 File: MyDesign.v Line: 113
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'k_write'. The port definition is at: ../SupportingModules/k_vector.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/dut/u11 File: MyDesign.v Line: 114
add wave sim:/tb_top/dut/u11/*
run
# INFO::readmem : ./message.dat 
# INFO::readmem : K.dat 
# INFO::readmem : H.dat 
# @315, go asserted
run
