Analysis & Synthesis report for top
Tue Mar 18 19:35:09 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated
 17. Source assignments for altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated
 18. Source assignments for altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated
 19. Source assignments for altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated
 20. Source assignments for altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated
 21. Source assignments for altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated
 22. Source assignments for altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated
 23. Source assignments for altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated
 24. Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated
 25. Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated
 26. Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated
 27. Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated
 28. Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated
 29. Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated
 30. Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER
 31. Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER
 32. Parameter Settings for User Entity Instance: vga:i_vga
 33. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem0_0_rtl_0
 34. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem1_0_rtl_0
 35. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem2_0_rtl_0
 36. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem3_0_rtl_0
 37. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem0_1_rtl_0
 38. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem1_1_rtl_0
 39. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem2_1_rtl_0
 40. Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem3_1_rtl_0
 41. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0
 42. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0
 43. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0
 44. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0
 45. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0
 46. Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1
 47. altsyncram Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "ps2scan:ps2scan"
 49. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|serial_top:SERIAL"
 50. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"
 51. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"
 52. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV"
 53. Port Connectivity Checks: "yrv_mcu:i_yrv_mcu"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 18 19:35:09 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; top                                            ;
; Top-level Entity Name           ; top                                            ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 1930                                           ;
; Total pins                      ; 103                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 2,099,232                                      ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                    ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+
; top.sv                           ; yes             ; User Verilog HDL File              ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv                      ;         ;
; display_static_digit.sv          ; yes             ; User Verilog HDL File              ; C:/_Development/yrv-plus_warlock/Plus/design/display_static_digit.sv            ;         ;
; yrv_csr.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v                          ;         ;
; yrv_int.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_int.v                          ;         ;
; yrv_cpu.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v                          ;         ;
; yrv_top.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v                          ;         ;
; serial_rx.v                      ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/serial_rx.v                        ;         ;
; serial_tx.v                      ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/serial_tx.v                        ;         ;
; serial_top.v                     ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v                       ;         ;
; boot_hex_parser.sv               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv                 ;         ;
; boot_uart_receiver.sv            ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv              ;         ;
; yrv_mcu.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v                          ;         ;
; define_dec.v                     ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/define_dec.v                       ;         ;
; define_csr.v                     ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/define_csr.v                       ;         ;
; yrv_opt.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/yrv_opt.v                          ;         ;
; define_ec.v                      ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/design/define_ec.v                        ;         ;
; vga.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/vga.sv                      ;         ;
; ps2scan.v                        ; yes             ; Auto-Found Verilog HDL File        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6dn1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_6dn1.tdf  ;         ;
; db/decode_5la.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_5la.tdf       ;         ;
; db/mux_lfb.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_lfb.tdf          ;         ;
; db/altsyncram_gaq1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_gaq1.tdf  ;         ;
; db/decode_ala.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_ala.tdf       ;         ;
; db/mux_qfb.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_qfb.tdf          ;         ;
; db/altsyncram_qvp1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_qvp1.tdf  ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 2199          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3290          ;
;     -- 7 input functions                    ; 57            ;
;     -- 6 input functions                    ; 943           ;
;     -- 5 input functions                    ; 761           ;
;     -- 4 input functions                    ; 576           ;
;     -- <=3 input functions                  ; 953           ;
;                                             ;               ;
; Dedicated logic registers                   ; 1930          ;
;                                             ;               ;
; I/O pins                                    ; 103           ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 2099232       ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; muxed_clk_raw ;
; Maximum fan-out                             ; 1708          ;
; Total fan-out                               ; 30604         ;
; Average fan-out                             ; 5.30          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Entity Name          ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |top                                            ; 3290 (349)          ; 1930 (406)                ; 2099232           ; 0          ; 103  ; 0            ; |top                                                                                                    ; top                  ; work         ;
;    |altsyncram:vga_mem0_0_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_0_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem0_1_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_1_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem1_0_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_0_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem1_1_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_1_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem2_0_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_0_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem2_1_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_1_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem3_0_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_0_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |altsyncram:vga_mem3_1_rtl_0|                ; 10 (0)              ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_1_rtl_0                                                                        ; altsyncram           ; work         ;
;       |altsyncram_6dn1:auto_generated|          ; 10 (0)              ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated                                         ; altsyncram_6dn1      ; work         ;
;          |decode_5la:decode2|                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated|decode_5la:decode2                      ; decode_5la           ; work         ;
;          |mux_lfb:mux3|                         ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated|mux_lfb:mux3                            ; mux_lfb              ; work         ;
;    |display_static_digit:gen[4].i_digit|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|display_static_digit:gen[4].i_digit                                                                ; display_static_digit ; work         ;
;    |display_static_digit:gen[5].i_digit|        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|display_static_digit:gen[5].i_digit                                                                ; display_static_digit ; work         ;
;    |ps2scan:ps2scan|                            ; 44 (44)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|ps2scan:ps2scan                                                                                    ; ps2scan              ; work         ;
;    |vga:i_vga|                                  ; 50 (50)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga:i_vga                                                                                          ; vga                  ; work         ;
;    |yrv_mcu:i_yrv_mcu|                          ; 2753 (171)          ; 1456 (167)                ; 1050656           ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu                                                                                  ; yrv_mcu              ; work         ;
;       |altsyncram:mcu_mem0_rtl_0|               ; 22 (0)              ; 3 (0)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0                                                        ; altsyncram           ; work         ;
;          |altsyncram_gaq1:auto_generated|       ; 22 (0)              ; 3 (3)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated                         ; altsyncram_gaq1      ; work         ;
;             |decode_ala:decode2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated|decode_ala:decode2      ; decode_ala           ; work         ;
;             |mux_qfb:mux3|                      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated|mux_qfb:mux3            ; mux_qfb              ; work         ;
;       |altsyncram:mcu_mem1_rtl_0|               ; 22 (0)              ; 3 (0)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0                                                        ; altsyncram           ; work         ;
;          |altsyncram_gaq1:auto_generated|       ; 22 (0)              ; 3 (3)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated                         ; altsyncram_gaq1      ; work         ;
;             |decode_ala:decode2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated|decode_ala:decode2      ; decode_ala           ; work         ;
;             |mux_qfb:mux3|                      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated|mux_qfb:mux3            ; mux_qfb              ; work         ;
;       |altsyncram:mcu_mem2_rtl_0|               ; 22 (0)              ; 3 (0)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0                                                        ; altsyncram           ; work         ;
;          |altsyncram_gaq1:auto_generated|       ; 22 (0)              ; 3 (3)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated                         ; altsyncram_gaq1      ; work         ;
;             |decode_ala:decode2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated|decode_ala:decode2      ; decode_ala           ; work         ;
;             |mux_qfb:mux3|                      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated|mux_qfb:mux3            ; mux_qfb              ; work         ;
;       |altsyncram:mcu_mem3_rtl_0|               ; 22 (0)              ; 3 (0)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0                                                        ; altsyncram           ; work         ;
;          |altsyncram_gaq1:auto_generated|       ; 22 (0)              ; 3 (3)                     ; 262152            ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated                         ; altsyncram_gaq1      ; work         ;
;             |decode_ala:decode2|                ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated|decode_ala:decode2      ; decode_ala           ; work         ;
;             |mux_qfb:mux3|                      ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated|mux_qfb:mux3            ; mux_qfb              ; work         ;
;       |boot_hex_parser:BOOT_HEX_PARSER|         ; 79 (79)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER                                                  ; boot_hex_parser      ; work         ;
;       |boot_uart_receiver:BOOT_UART_RECEIVER|   ; 39 (39)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER                                            ; boot_uart_receiver   ; work         ;
;       |serial_top:SERIAL|                       ; 96 (19)             ; 75 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL                                                                ; serial_top           ; work         ;
;          |serial_rx:RXCV|                       ; 47 (47)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV                                                 ; serial_rx            ; work         ;
;          |serial_tx:XMIT|                       ; 30 (30)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT                                                 ; serial_tx            ; work         ;
;       |yrv_top:YRV|                             ; 2280 (0)            ; 1092 (0)                  ; 2048              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV                                                                      ; yrv_top              ; work         ;
;          |yrv_cpu:CPU|                          ; 2208 (2208)         ; 933 (933)                 ; 2048              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU                                                          ; yrv_cpu              ; work         ;
;             |altsyncram:regf_mem_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0                                ; altsyncram           ; work         ;
;                |altsyncram_qvp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated ; altsyncram_qvp1      ; work         ;
;             |altsyncram:regf_mem_rtl_1|         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1                                ; altsyncram           ; work         ;
;                |altsyncram_qvp1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated ; altsyncram_qvp1      ; work         ;
;          |yrv_csr:CSR|                          ; 65 (65)             ; 155 (155)                 ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR                                                          ; yrv_csr              ; work         ;
;          |yrv_int:INT|                          ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT                                                          ; yrv_int              ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32769        ; 8            ; 32769        ; 8            ; 262152 ; None ;
; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32769        ; 8            ; 32769        ; 8            ; 262152 ; None ;
; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32769        ; 8            ; 32769        ; 8            ; 262152 ; None ;
; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 32769        ; 8            ; 32769        ; 8            ; 262152 ; None ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None ;
+---------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; yrv_mcu:i_yrv_mcu|port4_reg[8..15]                                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|out_address[0,1] ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|meip_reg                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|msip_reg                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mtip_reg                 ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[0]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mlip_reg[4..15]          ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|rdymask_reg              ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_int                  ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_5_reg[1]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[0..2]          ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[2..4]          ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[1]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[2]             ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_type[1]              ; Stuck at GND due to stuck port data_in ;
; ps2scan:ps2scan|ps2_asci[7]                                        ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|iack_nmi                 ; Lost fanout                            ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmiip_reg                ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[4]             ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmi_5_reg                ; Stuck at GND due to stuck port data_in ;
; key_code[7]                                                        ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|port4_reg[7]                                     ; Stuck at GND due to stuck port data_in ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmip_reg                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 46                             ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                  ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[0] ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[1], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmirq_reg[2], ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|iack_nmi,     ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|nmiip_reg,    ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[4], ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmi_5_reg,    ;
;                                                        ;                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|nmip_reg      ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mlip_reg[15] ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[3], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mli_5_reg[2]  ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_int      ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_5_reg[1], ;
;                                                        ; due to stuck port data_in ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dbg_type[1]   ;
; ps2scan:ps2scan|ps2_asci[7]                            ; Stuck at GND              ; key_code[7], yrv_mcu:i_yrv_mcu|port4_reg[7]             ;
;                                                        ; due to stuck port data_in ;                                                         ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|meip_reg     ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[2]  ;
;                                                        ; due to stuck port data_in ;                                                         ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|msip_reg     ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[0]  ;
;                                                        ; due to stuck port data_in ;                                                         ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT|mtip_reg     ; Stuck at GND              ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|irq_5_reg[1]  ;
;                                                        ; due to stuck port data_in ;                                                         ;
+--------------------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1930  ;
; Number of registers using Synchronous Clear  ; 265   ;
; Number of registers using Synchronous Load   ; 138   ;
; Number of registers using Asynchronous Clear ; 1407  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1368  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_1_reg[9]                ; 3       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_2_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_type_reg[1]             ; 65      ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_5_reg[9]                ; 4       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR|mtvec_reg[8]               ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_4_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|idle_r       ; 3       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR|mpie_reg                   ; 2       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_ainc_reg[1]             ; 1       ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pc_3_reg[9]                ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|rx_sync      ; 3       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|prev_rx_sync ; 2       ;
; yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|rx_sync1     ; 1       ;
; Total number of inverted registers = 13                              ;         ;
+----------------------------------------------------------------------+---------+


+------------------------------------------------+
; Registers Added for RAM Pass-Through Logic     ;
+-----------------------------+------------------+
; Register Name               ; RAM Name         ;
+-----------------------------+------------------+
; vga_mem0_0_rtl_0_bypass[0]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[1]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[2]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[3]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[4]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[5]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[6]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[7]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[8]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[9]  ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[10] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[11] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[12] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[13] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[14] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[15] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[16] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[17] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[18] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[19] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[20] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[21] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[22] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[23] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[24] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[25] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[26] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[27] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[28] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[29] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[30] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[31] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[32] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[33] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[34] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[35] ; vga_mem0_0_rtl_0 ;
; vga_mem0_0_rtl_0_bypass[36] ; vga_mem0_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[0]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[1]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[2]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[3]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[4]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[5]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[6]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[7]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[8]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[9]  ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[10] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[11] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[12] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[13] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[14] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[15] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[16] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[17] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[18] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[19] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[20] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[21] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[22] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[23] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[24] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[25] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[26] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[27] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[28] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[29] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[30] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[31] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[32] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[33] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[34] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[35] ; vga_mem1_0_rtl_0 ;
; vga_mem1_0_rtl_0_bypass[36] ; vga_mem1_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[0]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[1]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[2]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[3]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[4]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[5]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[6]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[7]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[8]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[9]  ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[10] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[11] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[12] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[13] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[14] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[15] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[16] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[17] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[18] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[19] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[20] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[21] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[22] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[23] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[24] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[25] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[26] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[27] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[28] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[29] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[30] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[31] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[32] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[33] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[34] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[35] ; vga_mem2_0_rtl_0 ;
; vga_mem2_0_rtl_0_bypass[36] ; vga_mem2_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[0]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[1]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[2]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[3]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[4]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[5]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[6]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[7]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[8]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[9]  ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[10] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[11] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[12] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[13] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[14] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[15] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[16] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[17] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[18] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[19] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[20] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[21] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[22] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[23] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[24] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[25] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[26] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[27] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[28] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[29] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[30] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[31] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[32] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[33] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[34] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[35] ; vga_mem3_0_rtl_0 ;
; vga_mem3_0_rtl_0_bypass[36] ; vga_mem3_0_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[0]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[1]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[2]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[3]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[4]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[5]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[6]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[7]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[8]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[9]  ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[10] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[11] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[12] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[13] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[14] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[15] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[16] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[17] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[18] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[19] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[20] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[21] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[22] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[23] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[24] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[25] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[26] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[27] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[28] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[29] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[30] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[31] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[32] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[33] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[34] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[35] ; vga_mem0_1_rtl_0 ;
; vga_mem0_1_rtl_0_bypass[36] ; vga_mem0_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[0]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[1]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[2]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[3]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[4]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[5]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[6]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[7]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[8]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[9]  ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[10] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[11] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[12] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[13] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[14] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[15] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[16] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[17] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[18] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[19] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[20] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[21] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[22] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[23] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[24] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[25] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[26] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[27] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[28] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[29] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[30] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[31] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[32] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[33] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[34] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[35] ; vga_mem1_1_rtl_0 ;
; vga_mem1_1_rtl_0_bypass[36] ; vga_mem1_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[0]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[1]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[2]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[3]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[4]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[5]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[6]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[7]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[8]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[9]  ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[10] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[11] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[12] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[13] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[14] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[15] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[16] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[17] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[18] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[19] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[20] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[21] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[22] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[23] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[24] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[25] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[26] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[27] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[28] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[29] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[30] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[31] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[32] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[33] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[34] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[35] ; vga_mem2_1_rtl_0 ;
; vga_mem2_1_rtl_0_bypass[36] ; vga_mem2_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[0]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[1]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[2]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[3]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[4]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[5]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[6]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[7]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[8]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[9]  ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[10] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[11] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[12] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[13] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[14] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[15] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[16] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[17] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[18] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[19] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[20] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[21] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[22] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[23] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[24] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[25] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[26] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[27] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[28] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[29] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[30] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[31] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[32] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[33] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[34] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[35] ; vga_mem3_1_rtl_0 ;
; vga_mem3_1_rtl_0_bypass[36] ; vga_mem3_1_rtl_0 ;
+-----------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                    ;
+---------------------------------------------------------------+----------------------------------------------------------+------+
; Register Name                                                 ; Megafunction                                             ; Type ;
+---------------------------------------------------------------+----------------------------------------------------------+------+
; pixel_addr[2..15]                                             ; vga_mem3_1_rtl_0                                         ; RAM  ;
; yrv_mcu:i_yrv_mcu|mem_rdata[0..7]                             ; yrv_mcu:i_yrv_mcu|mcu_mem0_rtl_0                         ; RAM  ;
; yrv_mcu:i_yrv_mcu|mem_rdata[8..15]                            ; yrv_mcu:i_yrv_mcu|mcu_mem1_rtl_0                         ; RAM  ;
; yrv_mcu:i_yrv_mcu|mem_rdata[16..23]                           ; yrv_mcu:i_yrv_mcu|mcu_mem2_rtl_0                         ; RAM  ;
; yrv_mcu:i_yrv_mcu|mem_rdata[24..31]                           ; yrv_mcu:i_yrv_mcu|mcu_mem3_rtl_0                         ; RAM  ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src1_4_rdata[0..31] ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_0 ; RAM  ;
; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src2_4_rdata[0..31] ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_1 ; RAM  ;
+---------------------------------------------------------------+----------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_addr_reg[18]             ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|timeout_counter[19] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|timeout_counter[7]  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|inst_3_reg[16]              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|out_data[3]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV|shft_reg[1]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV|divider_reg[1]     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT|divider_reg[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[1]    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[8]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|counter[6]    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|ser_divcnt[2]                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|ls_ph_reg[0]                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER|shifted_1[4]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src1_5_reg[19]              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|src2_5_reg[24]              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER|nibble_counter[2]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT|shft_reg[4]        ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|imm_4_reg[1]                ;
; 18:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |top|ps2scan:ps2scan|num[3]                                                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|mem_wdata[20]               ;
; 257:1              ; 7 bits    ; 1197 LEs      ; 294 LEs              ; 903 LEs                ; Yes        ; |top|ps2scan:ps2scan|ps2_asci[3]                                           ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|color_reg[5]                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[13]              ;
; 15:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[10]              ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[21]              ;
; 16:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[16]              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[4]               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[6]               ;
; 17:1               ; 3 bits    ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; Yes        ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|csrdat_reg[30]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|c_rs2p[2]                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_ble[0]                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_ble[3]                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux0                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux0                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|e_c1                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|alu_5_bim[4]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shamt_5_out[1]              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux127                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux149                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux149                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux149                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux149                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux149                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux153                      ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux179                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux179                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux179                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux179                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top|vga:i_vga|d_vpos[7]                                                   ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mem_addr[19]                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_mem0.raddr_a[13]                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|dst_6_data[28]              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[21]              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[2]               ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|pack_5_out[8]               ;
; 16:1               ; 32 bits   ; 320 LEs       ; 192 LEs              ; 128 LEs                ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux244                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux2                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_rdata[31]                                       ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_rdata[7]                                        ;
; 6:1                ; 19 bits   ; 76 LEs        ; 76 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|mcu_rdata[16]                                       ;
; 5:1                ; 22 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |top|Selector1                                                             ;
; 9:1                ; 8 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux11                       ;
; 7:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[9]                 ;
; 64:1               ; 31 bits   ; 1302 LEs      ; 93 LEs               ; 1209 LEs               ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Selector28                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux19                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[4]                 ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|addr_out[2]                 ;
; 11:1               ; 18 bits   ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[26]              ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[1]               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|shfl_5_out[12]              ;
; 9:1                ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Selector121                 ;
; 14:1               ; 8 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; No         ; |top|yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|Mux28                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem0_0_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem1_0_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem2_0_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem3_0_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem0_1_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem1_1_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem2_1_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for altsyncram:vga_mem3_1_rtl_0|altsyncram_6dn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0|altsyncram_gaq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0|altsyncram_gaq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0|altsyncram_gaq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0|altsyncram_gaq1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1|altsyncram_qvp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER ;
+----------------+----------+--------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                     ;
+----------------+----------+--------------------------------------------------------------------------+
; clk_frequency  ; 50000000 ; Signed Integer                                                           ;
; baud_rate      ; 115200   ; Signed Integer                                                           ;
+----------------+----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER ;
+--------------------+----------+----------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                           ;
+--------------------+----------+----------------------------------------------------------------+
; address_width      ; 17       ; Signed Integer                                                 ;
; data_width         ; 32       ; Signed Integer                                                 ;
; char_width         ; 8        ; Signed Integer                                                 ;
; clk_frequency      ; 50000000 ; Signed Integer                                                 ;
; timeout_in_seconds ; 10       ; Signed Integer                                                 ;
+--------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:i_vga ;
+---------------------+-------+--------------------------+
; Parameter Name      ; Value ; Type                     ;
+---------------------+-------+--------------------------+
; N_MIXER_PIPE_STAGES ; 0     ; Signed Integer           ;
; HPOS_WIDTH          ; 10    ; Signed Integer           ;
; VPOS_WIDTH          ; 10    ; Signed Integer           ;
; H_DISPLAY           ; 640   ; Signed Integer           ;
; H_FRONT             ; 16    ; Signed Integer           ;
; H_SYNC              ; 96    ; Signed Integer           ;
; H_BACK              ; 48    ; Signed Integer           ;
; V_DISPLAY           ; 480   ; Signed Integer           ;
; V_BOTTOM            ; 10    ; Signed Integer           ;
; V_SYNC              ; 2     ; Signed Integer           ;
; V_TOP               ; 33    ; Signed Integer           ;
; CLK_MHZ             ; 50    ; Signed Integer           ;
; VGA_CLOCK           ; 25    ; Signed Integer           ;
+---------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem0_0_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem1_0_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem2_0_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem3_0_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem0_1_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem1_1_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem2_1_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:vga_mem3_1_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 14                   ; Untyped          ;
; NUMWORDS_A                         ; 16384                ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 14                   ; Untyped          ;
; NUMWORDS_B                         ; 16384                ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_6dn1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 16                   ; Untyped                          ;
; NUMWORDS_A                         ; 32769                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 16                   ; Untyped                          ;
; NUMWORDS_B                         ; 32769                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gaq1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 16                   ; Untyped                          ;
; NUMWORDS_A                         ; 32769                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 16                   ; Untyped                          ;
; NUMWORDS_B                         ; 32769                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gaq1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 16                   ; Untyped                          ;
; NUMWORDS_A                         ; 32769                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 16                   ; Untyped                          ;
; NUMWORDS_B                         ; 32769                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gaq1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0 ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Untyped                          ;
; WIDTHAD_A                          ; 16                   ; Untyped                          ;
; NUMWORDS_A                         ; 32769                ; Untyped                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 8                    ; Untyped                          ;
; WIDTHAD_B                          ; 16                   ; Untyped                          ;
; NUMWORDS_B                         ; 32769                ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_gaq1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1 ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                  ;
; WIDTH_A                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 32                   ; Untyped                                                  ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qvp1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 14                                                                  ;
; Entity Instance                           ; altsyncram:vga_mem0_0_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem1_0_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem2_0_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem3_0_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem0_1_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem1_1_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem2_1_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; altsyncram:vga_mem3_1_rtl_0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 16384                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32769                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32769                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem1_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32769                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32769                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem2_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32769                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32769                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem3_rtl_0                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32769                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 8                                                                   ;
;     -- NUMWORDS_B                         ; 32769                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
; Entity Instance                           ; yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 32                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                            ;
+-------------------------------------------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2scan:ps2scan"                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ps2_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|serial_top:SERIAL"                                                                                                                                                 ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                           ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_wdata ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER"                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR"                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; cycle_ov   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instret_ov ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu|yrv_top:YRV"  ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; csr_achk      ; Output ; Info     ; Explicitly unconnected ;
; csr_addr      ; Output ; Info     ; Explicitly unconnected ;
; csr_read      ; Output ; Info     ; Explicitly unconnected ;
; csr_wdata     ; Output ; Info     ; Explicitly unconnected ;
; csr_write     ; Output ; Info     ; Explicitly unconnected ;
; ebrk_inst     ; Output ; Info     ; Explicitly unconnected ;
; mem_lock      ; Output ; Info     ; Explicitly unconnected ;
; timer_en      ; Output ; Info     ; Explicitly unconnected ;
; brk_req       ; Input  ; Info     ; Stuck at GND           ;
; bus_32        ; Input  ; Info     ; Stuck at VCC           ;
; csr_ok_ext    ; Input  ; Info     ; Stuck at GND           ;
; csr_rdata     ; Input  ; Info     ; Stuck at GND           ;
; dbg_req       ; Input  ; Info     ; Stuck at GND           ;
; halt_reg      ; Input  ; Info     ; Stuck at GND           ;
; hw_id         ; Input  ; Info     ; Stuck at GND           ;
; li_req[15..4] ; Input  ; Info     ; Stuck at GND           ;
; mem_ready     ; Input  ; Info     ; Stuck at VCC           ;
; sw_req        ; Input  ; Info     ; Stuck at GND           ;
; timer_match   ; Input  ; Info     ; Stuck at GND           ;
; timer_rdata   ; Input  ; Info     ; Stuck at GND           ;
+---------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "yrv_mcu:i_yrv_mcu"                                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; port0_reg[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port1_reg[15..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port2_reg[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port3_reg[7..2]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ser_clk          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ser_txd          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ei_req           ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi_req          ; Input  ; Info     ; Stuck at GND                                                                        ;
; port4_in[15..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ser_rxd          ; Input  ; Info     ; Stuck at GND                                                                        ;
; mem_lock         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; extra_debug_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1930                        ;
;     CLR               ; 177                         ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 136                         ;
;     ENA CLR           ; 947                         ;
;     ENA CLR SCLR      ; 141                         ;
;     ENA CLR SLD       ; 126                         ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 78                          ;
;     SCLR SLD          ; 12                          ;
;     plain             ; 279                         ;
; arriav_lcell_comb     ; 3292                        ;
;     arith             ; 342                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 230                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 24                          ;
;         5 data inputs ; 66                          ;
;     extend            ; 57                          ;
;         7 data inputs ; 57                          ;
;     normal            ; 2884                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 171                         ;
;         3 data inputs ; 510                         ;
;         4 data inputs ; 552                         ;
;         5 data inputs ; 695                         ;
;         6 data inputs ; 943                         ;
;     shared            ; 9                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 7                           ;
; boundary_port         ; 103                         ;
; stratixv_ram_block    ; 352                         ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 5.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:33     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Mar 18 19:34:11 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Warning (20031): Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 11 design units, including 11 entities, in source file /_development/yrv-plus_warlock/plus/boards/de0-cv/top.sv
    Info (12023): Found entity 1: yrv_csr File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 21
    Info (12023): Found entity 2: yrv_int File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_int.v Line: 21
    Info (12023): Found entity 3: yrv_cpu File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 21
    Info (12023): Found entity 4: yrv_top File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 58
    Info (12023): Found entity 5: serial_rx File: C:/_Development/yrv-plus_warlock/Plus/design/serial_rx.v Line: 21
    Info (12023): Found entity 6: serial_tx File: C:/_Development/yrv-plus_warlock/Plus/design/serial_tx.v Line: 21
    Info (12023): Found entity 7: serial_top File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 21
    Info (12023): Found entity 8: boot_hex_parser File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 1
    Info (12023): Found entity 9: boot_uart_receiver File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 1
    Info (12023): Found entity 10: yrv_mcu File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 50
    Info (12023): Found entity 11: top File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /_development/yrv-plus_warlock/plus/design/display_static_digit.sv
    Info (12023): Found entity 1: display_static_digit File: C:/_Development/yrv-plus_warlock/Plus/design/display_static_digit.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top.sv(391): created implicit net for "chip" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.sv(391): object "chip" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Warning (10230): Verilog HDL assignment warning at top.sv(387): truncated value with size 32 to match size of target (17) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 387
Warning (10230): Verilog HDL assignment warning at top.sv(391): truncated value with size 2 to match size of target (1) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 391
Warning (10030): Net "ei_req" at top.sv(145) has no driver or initial value, using a default initial value '0' File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 145
Warning (10034): Output port "lpt_AUTOFEED" at top.sv(29) has no driver File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 29
Info (12128): Elaborating entity "yrv_mcu" for hierarchy "yrv_mcu:i_yrv_mcu" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 195
Warning (10036): Verilog HDL or VHDL warning at yrv_mcu.v(105): object "ld_wdata" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at yrv_mcu.v(238): object "boot_valid_reg" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 238
Warning (10034): Output port "extra_debug_data" at yrv_mcu.v(93) has no driver File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 93
Warning (10034): Output port "mem_lock" at yrv_mcu.v(86) has no driver File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 86
Info (12128): Elaborating entity "yrv_top" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 180
Info (12128): Elaborating entity "yrv_cpu" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 162
Warning (10036): Verilog HDL or VHDL warning at yrv_cpu.v(208): object "ldpc_2_reg" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 208
Warning (10230): Verilog HDL assignment warning at yrv_cpu.v(1357): truncated value with size 63 to match size of target (32) File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1352): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1352
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1353): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1353
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1354): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1354
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1355): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1355
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1356): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1356
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1357): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1357
Warning (10935): Verilog HDL Casex/Casez warning at yrv_cpu.v(1358): casex/casez item expression overlaps with a previous casex/casez item expression File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1358
Warning (10209): Verilog HDL Case Statement warning at yrv_cpu.v(1349): honored parallel_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_cpu.v Line: 1349
Info (12128): Elaborating entity "yrv_csr" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_csr:CSR" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 178
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(69): object "ccount_en" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 69
Warning (10036): Verilog HDL or VHDL warning at yrv_csr.v(71): object "icount_en" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_csr.v Line: 71
Info (12128): Elaborating entity "yrv_int" for hierarchy "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_int:INT" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_top.v Line: 188
Info (12128): Elaborating entity "boot_uart_receiver" for hierarchy "yrv_mcu:i_yrv_mcu|boot_uart_receiver:BOOT_UART_RECEIVER" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 202
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(61): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(111): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 111
Warning (10230): Verilog HDL assignment warning at boot_uart_receiver.sv(121): truncated value with size 32 to match size of target (10) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_uart_receiver.sv Line: 121
Info (12128): Elaborating entity "boot_hex_parser" for hierarchy "yrv_mcu:i_yrv_mcu|boot_hex_parser:BOOT_HEX_PARSER" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 236
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(32): truncated value with size 32 to match size of target (29) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 32
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(61): truncated value with size 8 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 61
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(68): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 68
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(70): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 70
Warning (10230): Verilog HDL assignment warning at boot_hex_parser.sv(127): truncated value with size 32 to match size of target (17) File: C:/_Development/yrv-plus_warlock/Plus/design/boot_hex_parser.sv Line: 127
Info (12128): Elaborating entity "serial_top" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL" File: C:/_Development/yrv-plus_warlock/Plus/design/yrv_mcu.v Line: 407
Info (12128): Elaborating entity "serial_rx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_rx:RXCV" File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 88
Info (12128): Elaborating entity "serial_tx" for hierarchy "yrv_mcu:i_yrv_mcu|serial_top:SERIAL|serial_tx:XMIT" File: C:/_Development/yrv-plus_warlock/Plus/design/serial_top.v Line: 93
Info (12128): Elaborating entity "display_static_digit" for hierarchy "display_static_digit:gen[0].i_digit" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 245
Warning (12125): Using design file /_development/yrv-plus_warlock/plus/boards/de0-cv/vga.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/vga.sv Line: 3
Info (12128): Elaborating entity "vga" for hierarchy "vga:i_vga" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 333
Warning (10230): Verilog HDL assignment warning at vga.sv(91): truncated value with size 32 to match size of target (4) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/vga.sv Line: 91
Warning (12125): Using design file /_development/yrv-plus_warlock/plus/boards/de0-cv/ps2scan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ps2scan File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 3
Info (12128): Elaborating entity "ps2scan" for hierarchy "ps2scan:ps2scan" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 426
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(12): object "passed" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 12
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(13): object "failed" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 13
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(21): object "parity_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(22): object "start_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 22
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(23): object "stop_good" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at ps2scan.v(138): object "code_3" assigned a value but never read File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 138
Warning (10230): Verilog HDL assignment warning at ps2scan.v(189): truncated value with size 32 to match size of target (8) File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/ps2scan.v Line: 189
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer muxed_clk_raw File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 132
Warning (276020): Inferred RAM node "vga_mem0_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem1_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem2_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem3_0_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem0_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem1_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem2_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "vga_mem3_1_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 14 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem0_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem1_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem2_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem3_0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem0_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem1_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem2_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_mem3_1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|mcu_mem3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 32769
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 32769
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|regf_mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "altsyncram:vga_mem0_0_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:vga_mem0_0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dn1.tdf
    Info (12023): Found entity 1: altsyncram_6dn1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_6dn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_lfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0"
Info (12133): Instantiated megafunction "yrv_mcu:i_yrv_mcu|altsyncram:mcu_mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "32769"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "32769"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gaq1.tdf
    Info (12023): Found entity 1: altsyncram_gaq1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_gaq1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/decode_ala.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qfb.tdf
    Info (12023): Found entity 1: mux_qfb File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/mux_qfb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0"
Info (12133): Instantiated megafunction "yrv_mcu:i_yrv_mcu|yrv_top:YRV|yrv_cpu:CPU|altsyncram:regf_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvp1.tdf
    Info (12023): Found entity 1: altsyncram_qvp1 File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/db/altsyncram_qvp1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hex4[7]" is stuck at VCC File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 19
    Warning (13410): Pin "hex5[7]" is stuck at VCC File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 20
    Warning (13410): Pin "lpt_AUTOFEED" is stuck at GND File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "lpt_ACK" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 30
    Warning (15610): No output dependent on input pin "lpt_BUSY" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 31
    Warning (15610): No output dependent on input pin "lpt_POUT" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 32
    Warning (15610): No output dependent on input pin "lpt_SEL" File: C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/top.sv Line: 33
Info (21057): Implemented 5075 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 83 output pins
    Info (21061): Implemented 4620 logic cells
    Info (21064): Implemented 352 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 5015 megabytes
    Info: Processing ended: Tue Mar 18 19:35:09 2025
    Info: Elapsed time: 00:00:58
    Info: Total CPU time (on all processors): 00:01:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/_Development/yrv-plus_warlock/Plus/boards/de0-cv/run/top.map.smsg.


