#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fabc7110ef0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fabc7113000 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fabc712f2f0_0 .var "a", 2 0;
v0x7fabc712f3a0_0 .var "b", 2 0;
v0x7fabc712f430_0 .var "cin", 0 0;
v0x7fabc712f520_0 .net "cout", 2 0, L_0x7fabc7131820;  1 drivers
v0x7fabc712f5b0_0 .var/i "mismatch_count", 31 0;
v0x7fabc712f680_0 .net "sum", 2 0, L_0x7fabc7131630;  1 drivers
S_0x7fabc7115090 .scope module, "UUT" "top_module" 2 18, 3 11 0, S_0x7fabc7110ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /INPUT 3 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 3 "sum";
    .port_info 4 /OUTPUT 3 "cout";
v0x7fabc712ef20_0 .net "a", 2 0, v0x7fabc712f2f0_0;  1 drivers
v0x7fabc712efb0_0 .net "b", 2 0, v0x7fabc712f3a0_0;  1 drivers
v0x7fabc712f040_0 .net "cin", 0 0, v0x7fabc712f430_0;  1 drivers
v0x7fabc712f0f0_0 .net "cout", 2 0, L_0x7fabc7131820;  alias, 1 drivers
v0x7fabc712f180_0 .net "sum", 2 0, L_0x7fabc7131630;  alias, 1 drivers
L_0x7fabc712ff60 .part v0x7fabc712f2f0_0, 0, 1;
L_0x7fabc7130080 .part v0x7fabc712f3a0_0, 0, 1;
L_0x7fabc71308d0 .part v0x7fabc712f2f0_0, 1, 1;
L_0x7fabc71309b0 .part v0x7fabc712f3a0_0, 1, 1;
L_0x7fabc7130a90 .part L_0x7fabc7131820, 0, 1;
L_0x7fabc71312d0 .part v0x7fabc712f2f0_0, 2, 1;
L_0x7fabc7131430 .part v0x7fabc712f3a0_0, 2, 1;
L_0x7fabc7131550 .part L_0x7fabc7131820, 1, 1;
L_0x7fabc7131630 .concat8 [ 1 1 1 0], L_0x7fabc712f7f0, L_0x7fabc7130240, L_0x7fabc7130c50;
L_0x7fabc7131820 .concat8 [ 1 1 1 0], L_0x7fabc712f710, L_0x7fabc71301a0, L_0x7fabc7130bb0;
S_0x7fabc7117b10 .scope module, "fa0" "full_adder" 3 22, 3 1 0, S_0x7fabc7115090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fabc7063050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc711acd0_0 .net *"_ivl_10", 0 0, L_0x7fabc7063050;  1 drivers
v0x7fabc712ce50_0 .net *"_ivl_11", 1 0, L_0x7fabc712fb90;  1 drivers
v0x7fabc712cef0_0 .net *"_ivl_13", 1 0, L_0x7fabc712fd00;  1 drivers
L_0x7fabc7063098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712cfa0_0 .net *"_ivl_16", 0 0, L_0x7fabc7063098;  1 drivers
v0x7fabc712d050_0 .net *"_ivl_17", 1 0, L_0x7fabc712fde0;  1 drivers
v0x7fabc712d140_0 .net *"_ivl_3", 1 0, L_0x7fabc712f8f0;  1 drivers
L_0x7fabc7063008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712d1f0_0 .net *"_ivl_6", 0 0, L_0x7fabc7063008;  1 drivers
v0x7fabc712d2a0_0 .net *"_ivl_7", 1 0, L_0x7fabc712fa50;  1 drivers
v0x7fabc712d350_0 .net "a", 0 0, L_0x7fabc712ff60;  1 drivers
v0x7fabc712d460_0 .net "b", 0 0, L_0x7fabc7130080;  1 drivers
v0x7fabc712d4f0_0 .net "cin", 0 0, v0x7fabc712f430_0;  alias, 1 drivers
v0x7fabc712d590_0 .net "cout", 0 0, L_0x7fabc712f710;  1 drivers
v0x7fabc712d630_0 .net "sum", 0 0, L_0x7fabc712f7f0;  1 drivers
L_0x7fabc712f710 .part L_0x7fabc712fde0, 1, 1;
L_0x7fabc712f7f0 .part L_0x7fabc712fde0, 0, 1;
L_0x7fabc712f8f0 .concat [ 1 1 0 0], L_0x7fabc712ff60, L_0x7fabc7063008;
L_0x7fabc712fa50 .concat [ 1 1 0 0], L_0x7fabc7130080, L_0x7fabc7063050;
L_0x7fabc712fb90 .arith/sum 2, L_0x7fabc712f8f0, L_0x7fabc712fa50;
L_0x7fabc712fd00 .concat [ 1 1 0 0], v0x7fabc712f430_0, L_0x7fabc7063098;
L_0x7fabc712fde0 .arith/sum 2, L_0x7fabc712fb90, L_0x7fabc712fd00;
S_0x7fabc712d750 .scope module, "fa1" "full_adder" 3 31, 3 1 0, S_0x7fabc7115090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fabc7063128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712d990_0 .net *"_ivl_10", 0 0, L_0x7fabc7063128;  1 drivers
v0x7fabc712da20_0 .net *"_ivl_11", 1 0, L_0x7fabc7130500;  1 drivers
v0x7fabc712dac0_0 .net *"_ivl_13", 1 0, L_0x7fabc7130670;  1 drivers
L_0x7fabc7063170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712db80_0 .net *"_ivl_16", 0 0, L_0x7fabc7063170;  1 drivers
v0x7fabc712dc30_0 .net *"_ivl_17", 1 0, L_0x7fabc7130750;  1 drivers
v0x7fabc712dd20_0 .net *"_ivl_3", 1 0, L_0x7fabc71302e0;  1 drivers
L_0x7fabc70630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712ddd0_0 .net *"_ivl_6", 0 0, L_0x7fabc70630e0;  1 drivers
v0x7fabc712de80_0 .net *"_ivl_7", 1 0, L_0x7fabc71303c0;  1 drivers
v0x7fabc712df30_0 .net "a", 0 0, L_0x7fabc71308d0;  1 drivers
v0x7fabc712e040_0 .net "b", 0 0, L_0x7fabc71309b0;  1 drivers
v0x7fabc712e0d0_0 .net "cin", 0 0, L_0x7fabc7130a90;  1 drivers
v0x7fabc712e170_0 .net "cout", 0 0, L_0x7fabc71301a0;  1 drivers
v0x7fabc712e210_0 .net "sum", 0 0, L_0x7fabc7130240;  1 drivers
L_0x7fabc71301a0 .part L_0x7fabc7130750, 1, 1;
L_0x7fabc7130240 .part L_0x7fabc7130750, 0, 1;
L_0x7fabc71302e0 .concat [ 1 1 0 0], L_0x7fabc71308d0, L_0x7fabc70630e0;
L_0x7fabc71303c0 .concat [ 1 1 0 0], L_0x7fabc71309b0, L_0x7fabc7063128;
L_0x7fabc7130500 .arith/sum 2, L_0x7fabc71302e0, L_0x7fabc71303c0;
L_0x7fabc7130670 .concat [ 1 1 0 0], L_0x7fabc7130a90, L_0x7fabc7063170;
L_0x7fabc7130750 .arith/sum 2, L_0x7fabc7130500, L_0x7fabc7130670;
S_0x7fabc712e330 .scope module, "fa2" "full_adder" 3 40, 3 1 0, S_0x7fabc7115090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7fabc7063200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712e570_0 .net *"_ivl_10", 0 0, L_0x7fabc7063200;  1 drivers
v0x7fabc712e600_0 .net *"_ivl_11", 1 0, L_0x7fabc7130ef0;  1 drivers
v0x7fabc712e6b0_0 .net *"_ivl_13", 1 0, L_0x7fabc7131030;  1 drivers
L_0x7fabc7063248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712e770_0 .net *"_ivl_16", 0 0, L_0x7fabc7063248;  1 drivers
v0x7fabc712e820_0 .net *"_ivl_17", 1 0, L_0x7fabc7131190;  1 drivers
v0x7fabc712e910_0 .net *"_ivl_3", 1 0, L_0x7fabc7130d30;  1 drivers
L_0x7fabc70631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fabc712e9c0_0 .net *"_ivl_6", 0 0, L_0x7fabc70631b8;  1 drivers
v0x7fabc712ea70_0 .net *"_ivl_7", 1 0, L_0x7fabc7130e10;  1 drivers
v0x7fabc712eb20_0 .net "a", 0 0, L_0x7fabc71312d0;  1 drivers
v0x7fabc712ec30_0 .net "b", 0 0, L_0x7fabc7131430;  1 drivers
v0x7fabc712ecc0_0 .net "cin", 0 0, L_0x7fabc7131550;  1 drivers
v0x7fabc712ed60_0 .net "cout", 0 0, L_0x7fabc7130bb0;  1 drivers
v0x7fabc712ee00_0 .net "sum", 0 0, L_0x7fabc7130c50;  1 drivers
L_0x7fabc7130bb0 .part L_0x7fabc7131190, 1, 1;
L_0x7fabc7130c50 .part L_0x7fabc7131190, 0, 1;
L_0x7fabc7130d30 .concat [ 1 1 0 0], L_0x7fabc71312d0, L_0x7fabc70631b8;
L_0x7fabc7130e10 .concat [ 1 1 0 0], L_0x7fabc7131430, L_0x7fabc7063200;
L_0x7fabc7130ef0 .arith/sum 2, L_0x7fabc7130d30, L_0x7fabc7130e10;
L_0x7fabc7131030 .concat [ 1 1 0 0], L_0x7fabc7131550, L_0x7fabc7063248;
L_0x7fabc7131190 .arith/sum 2, L_0x7fabc7130ef0, L_0x7fabc7131030;
    .scope S_0x7fabc7110ef0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fabc712f5b0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fabc712f2f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fabc712f3a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fabc712f430_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fabc712f520_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fabc712f680_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 27 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fabc712f520_0, v0x7fabc712f680_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fabc712f5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fabc712f5b0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 32 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fabc712f2f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fabc712f3a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fabc712f430_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fabc712f520_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fabc712f680_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 39 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b0, v0x7fabc712f520_0, v0x7fabc712f680_0, 3'b010, 3'b101 {0 0 0};
    %load/vec4 v0x7fabc712f5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fabc712f5b0_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 44 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fabc712f2f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fabc712f3a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fabc712f430_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fabc712f520_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fabc712f680_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 51 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fabc712f520_0, v0x7fabc712f680_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fabc712f5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fabc712f5b0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 56 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fabc712f2f0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fabc712f3a0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fabc712f430_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fabc712f520_0;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fabc712f680_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 63 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 3'b010, 3'b011, 1'b1, v0x7fabc712f520_0, v0x7fabc712f680_0, 3'b011, 3'b110 {0 0 0};
    %load/vec4 v0x7fabc712f5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fabc712f5b0_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 68 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %load/vec4 v0x7fabc712f5b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call 2 72 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 74 "$display", "%0d mismatches out of %0d total tests.", v0x7fabc712f5b0_0, 32'sb00000000000000000000000000000100 {0 0 0};
T_0.13 ;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Adder3_0_tb.v";
    "RaR/modules/Adder3.v";
