{"name":"SystemControl","description":"System Control Block","groupName":"SCB","prependToName":"SCB_","baseAddress":"0xE000E000","addressBlock":{"offset":"0","size":"0xFAC","usage":"registers"},"interrupts":[],"registers":{"ACTLR":{"name":"ACTLR","description":"Auxiliary Control Register,","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DISFOLD":{"name":"DISFOLD","description":"Disables folding of IT instructions.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISFOLD_0","description":"Normal operation.","value":"0"}]},"FPEXCODIS":{"name":"FPEXCODIS","description":"Disables FPU exception outputs.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FPEXCODIS_0","description":"Normal operation.","value":"0"},{"name":"FPEXCODIS_1","description":"FPU exception outputs are disabled.","value":"0x1"}]},"DISRAMODE":{"name":"DISRAMODE","description":"Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISRAMODE_0","description":"Normal operation.","value":"0"},{"name":"DISRAMODE_1","description":"Dynamic disabled.","value":"0x1"}]},"DISITMATBFLUSH":{"name":"DISITMATBFLUSH","description":"Disables ITM and DWT ATB flush.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISITMATBFLUSH_1","description":"ITM and DWT ATB flush disabled, this bit is always 1.","value":"0x1"}]},"DISBTACREAD":{"name":"DISBTACREAD","description":"Disables BTAC read.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISBTACREAD_0","description":"Normal operation.","value":"0"},{"name":"DISBTACREAD_1","description":"BTAC is not used and only static branch prediction can occur.","value":"0x1"}]},"DISBTACALLOC":{"name":"DISBTACALLOC","description":"Disables BTAC allocate.","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISBTACALLOC_0","description":"Normal operation.","value":"0"},{"name":"DISBTACALLOC_1","description":"No new entries are allocated in Branch Target Address Cache (BTAC), but existing entries can be updated.","value":"0x1"}]},"DISCRITAXIRUR":{"name":"DISCRITAXIRUR","description":"Disables critical AXI Read-Under-Read.","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCRITAXIRUR_0","description":"Normal operation.","value":"0"},{"name":"DISCRITAXIRUR_1","description":"An AXI read to Strongly-Ordered or Device memory, or an LDREX to Shareable memory, is not put on AXI if there are any outstanding reads on AXI. Transactions on AXI cannot be interrupted. This bit might reduce the time that these transactions are in progress and might improve worst case interrupt latency. Performance is decreased when this bit is set.","value":"0x1"}]},"DISDI":{"name":"DISDI","description":"Disables dual-issued.","bitOffset":16,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"DISDI_0","description":"Normal operation.","value":"0"},{"name":"DISDI_1","description":"Nothing can be dual-issued when this instruction type is in channel 0.","value":"0x1"}]},"DISISSCH1":{"name":"DISISSCH1","description":"Disables dual-issued.","bitOffset":21,"bitWidth":5,"access":"read-write","enumeratedValues":[{"name":"DISISSCH1_0","description":"Normal operation.","value":"0"},{"name":"DISISSCH1_1","description":"Nothing can be dual-issued when this instruction type is in channel 1.","value":"0x1"}]},"DISDYNADD":{"name":"DISDYNADD","description":"Disables dynamic allocation of ADD and SUB instructions","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISDYNADD_0","description":"Normal operation. Some ADD and SUB instrctions are resolved in EX1.","value":"0"},{"name":"DISDYNADD_1","description":"All ADD and SUB instructions are resolved in EX2.","value":"0x1"}]},"DISCRITAXIRUW":{"name":"DISCRITAXIRUW","description":"Disables critical AXI read-under-write","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCRITAXIRUW_0","description":"Normal operation. This is backwards compatible with r0.","value":"0"},{"name":"DISCRITAXIRUW_1","description":"AXI reads to DEV/SO memory. Exclusive reads to Shareable memory are not initiated on the AXIM AR channel until all outstanding stores on AXI are complete.","value":"0x1"}]},"DISFPUISSOPT":{"name":"DISFPUISSOPT","description":"Disables critical AXI read-under-write","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISFPUISSOPT_0","description":"Normal operation.","value":"0"}]}}},"CPUID":{"name":"CPUID","description":"CPUID Base Register","addressOffset":"0xD00","size":32,"access":"read-only","resetValue":"0x410FC240","resetMask":"0xFFFFFFFF","fields":{"REVISION":{"name":"REVISION","description":"Indicates patch release: 0x0 = Patch 0","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"PARTNO":{"name":"PARTNO","description":"Indicates part number","bitOffset":4,"bitWidth":12,"access":"read-only","enumeratedValues":[]},"ARCHITECTURE":{"name":"ARCHITECTURE","description":"ARCHITECTURE","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"VARIANT":{"name":"VARIANT","description":"Indicates processor revision: 0x2 = Revision 2","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"IMPLEMENTER":{"name":"IMPLEMENTER","description":"Implementer code","bitOffset":24,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"ICSR":{"name":"ICSR","description":"Interrupt Control and State Register","addressOffset":"0xD04","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"VECTACTIVE":{"name":"VECTACTIVE","description":"Active exception number","bitOffset":0,"bitWidth":9,"access":"read-only","enumeratedValues":[]},"RETTOBASE":{"name":"RETTOBASE","description":"Indicates whether there are preempted active exceptions","bitOffset":11,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RETTOBASE_0","description":"there are preempted active exceptions to execute","value":"0"},{"name":"RETTOBASE_1","description":"there are no active exceptions, or the currently-executing exception is the only active exception","value":"0x1"}]},"VECTPENDING":{"name":"VECTPENDING","description":"Exception number of the highest priority pending enabled exception","bitOffset":12,"bitWidth":9,"access":"read-only","enumeratedValues":[]},"ISRPENDING":{"name":"ISRPENDING","description":"Interrupt pending flag, excluding NMI and Faults","bitOffset":22,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ISRPENDING_0","description":"No external interrupt pending.","value":"0"},{"name":"ISRPENDING_1","description":"External interrupt pending.","value":"0x1"}]},"PENDSTCLR":{"name":"PENDSTCLR","description":"SysTick exception clear-pending bit","bitOffset":25,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"PENDSTCLR_0","description":"no effect","value":"0"},{"name":"PENDSTCLR_1","description":"removes the pending state from the SysTick exception","value":"0x1"}]},"PENDSTSET":{"name":"PENDSTSET","description":"SysTick exception set-pending bit","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PENDSTSET_0","description":"write: no effect; read: SysTick exception is not pending","value":"0"},{"name":"PENDSTSET_1","description":"write: changes SysTick exception state to pending; read: SysTick exception is pending","value":"0x1"}]},"PENDSVCLR":{"name":"PENDSVCLR","description":"PendSV clear-pending bit","bitOffset":27,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"PENDSVCLR_0","description":"no effect","value":"0"},{"name":"PENDSVCLR_1","description":"removes the pending state from the PendSV exception","value":"0x1"}]},"PENDSVSET":{"name":"PENDSVSET","description":"PendSV set-pending bit","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PENDSVSET_0","description":"write: no effect; read: PendSV exception is not pending","value":"0"},{"name":"PENDSVSET_1","description":"write: changes PendSV exception state to pending; read: PendSV exception is pending","value":"0x1"}]},"NMIPENDSET":{"name":"NMIPENDSET","description":"NMI set-pending bit","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NMIPENDSET_0","description":"write: no effect; read: NMI exception is not pending","value":"0"},{"name":"NMIPENDSET_1","description":"write: changes NMI exception state to pending; read: NMI exception is pending","value":"0x1"}]}}},"VTOR":{"name":"VTOR","description":"Vector Table Offset Register","addressOffset":"0xD08","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"TBLOFF":{"name":"TBLOFF","description":"Vector table base offset","bitOffset":7,"bitWidth":25,"access":"read-write","enumeratedValues":[]}}},"AIRCR":{"name":"AIRCR","description":"Application Interrupt and Reset Control Register","addressOffset":"0xD0C","size":32,"access":"read-write","resetValue":"0xFA050000","resetMask":"0xFFFFFFFF","fields":{"VECTRESET":{"name":"VECTRESET","description":"Writing 1 to this bit causes a local system reset","bitOffset":0,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"VECTRESET_0","description":"No change","value":"0"},{"name":"VECTRESET_1","description":"Causes a local system reset","value":"0x1"}]},"VECTCLRACTIVE":{"name":"VECTCLRACTIVE","description":"Writing 1 to this bit clears all active state information for fixed and configurable exceptions.","bitOffset":1,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"VECTCLRACTIVE_0","description":"No change","value":"0"},{"name":"VECTCLRACTIVE_1","description":"Clears all active state information for fixed and configurable exceptions","value":"0x1"}]},"SYSRESETREQ":{"name":"SYSRESETREQ","description":"System reset request","bitOffset":2,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"SYSRESETREQ_0","description":"no system reset request","value":"0"},{"name":"SYSRESETREQ_1","description":"asserts a signal to the outer system that requests a reset","value":"0x1"}]},"PRIGROUP":{"name":"PRIGROUP","description":"Interrupt priority grouping field. This field determines the split of group priority from subpriority.","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"ENDIANNESS":{"name":"ENDIANNESS","description":"Data endianness","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"ENDIANNESS_0","description":"Little-endian","value":"0"},{"name":"ENDIANNESS_1","description":"Big-endian","value":"0x1"}]},"VECTKEY":{"name":"VECTKEY","description":"Register key","bitOffset":16,"bitWidth":16,"access":"read-write","enumeratedValues":[]}}},"SCR":{"name":"SCR","description":"System Control Register","addressOffset":"0xD10","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"SLEEPONEXIT":{"name":"SLEEPONEXIT","description":"Indicates sleep-on-exit when returning from Handler mode to Thread mode","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SLEEPONEXIT_0","description":"o not sleep when returning to Thread mode","value":"0"},{"name":"SLEEPONEXIT_1","description":"enter sleep, or deep sleep, on return from an ISR","value":"0x1"}]},"SLEEPDEEP":{"name":"SLEEPDEEP","description":"Controls whether the processor uses sleep or deep sleep as its low power mode","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SLEEPDEEP_0","description":"sleep","value":"0"},{"name":"SLEEPDEEP_1","description":"deep sleep","value":"0x1"}]},"SEVONPEND":{"name":"SEVONPEND","description":"Send Event on Pending bit","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SEVONPEND_0","description":"only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded","value":"0"},{"name":"SEVONPEND_1","description":"enabled events and all interrupts, including disabled interrupts, can wakeup the processor","value":"0x1"}]}}},"CCR":{"name":"CCR","description":"Configuration and Control Register","addressOffset":"0xD14","size":32,"access":"read-write","resetValue":"0x40000","resetMask":"0xFFFFFFFF","fields":{"NONBASETHRDENA":{"name":"NONBASETHRDENA","description":"Indicates how the processor enters Thread mode","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NONBASETHRDENA_0","description":"processor can enter Thread mode only when no exception is active","value":"0"},{"name":"NONBASETHRDENA_1","description":"processor can enter Thread mode from any level under the control of an EXC_RETURN value","value":"0x1"}]},"USERSETMPEND":{"name":"USERSETMPEND","description":"Enables unprivileged software access to the STIR","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USERSETMPEND_0","description":"disable","value":"0"},{"name":"USERSETMPEND_1","description":"enable","value":"0x1"}]},"UNALIGN_TRP":{"name":"UNALIGN_TRP","description":"Enables unaligned access traps","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNALIGN_TRP_0","description":"do not trap unaligned halfword and word accesses","value":"0"},{"name":"UNALIGN_TRP_1","description":"trap unaligned halfword and word accesses","value":"0x1"}]},"DIV_0_TRP":{"name":"DIV_0_TRP","description":"Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DIV_0_TRP_0","description":"do not trap divide by 0","value":"0"},{"name":"DIV_0_TRP_1","description":"trap divide by 0","value":"0x1"}]},"BFHFNMIGN":{"name":"BFHFNMIGN","description":"Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BFHFNMIGN_0","description":"data bus faults caused by load and store instructions cause a lock-up","value":"0"},{"name":"BFHFNMIGN_1","description":"handlers running at priority -1 and -2 ignore data bus faults caused by load and store instructions","value":"0x1"}]},"STKALIGN":{"name":"STKALIGN","description":"Indicates stack alignment on exception entry","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STKALIGN_0","description":"4-byte aligned","value":"0"},{"name":"STKALIGN_1","description":"8-byte aligned","value":"0x1"}]},"DC":{"name":"DC","description":"Enables L1 data cache.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DC_0","description":"L1 data cache disabled","value":"0"},{"name":"DC_1","description":"L1 data cache enabled","value":"0x1"}]},"IC":{"name":"IC","description":"Enables L1 instruction cache.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IC_0","description":"L1 instruction cache disabled","value":"0"},{"name":"IC_1","description":"L1 instruction cache enabled","value":"0x1"}]},"BP":{"name":"BP","description":"Always reads-as-one. It indicates branch prediction is enabled.","bitOffset":18,"bitWidth":1,"access":"read-only","enumeratedValues":[]}}},"SHPR1":{"name":"SHPR1","description":"System Handler Priority Register 1","addressOffset":"0xD18","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PRI_4":{"name":"PRI_4","description":"Priority of system handler 4, MemManage","bitOffset":0,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"PRI_5":{"name":"PRI_5","description":"Priority of system handler 5, BusFault","bitOffset":8,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"PRI_6":{"name":"PRI_6","description":"Priority of system handler 6, UsageFault","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"SHPR2":{"name":"SHPR2","description":"System Handler Priority Register 2","addressOffset":"0xD1C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PRI_11":{"name":"PRI_11","description":"Priority of system handler 11, SVCall","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"SHPR3":{"name":"SHPR3","description":"System Handler Priority Register 3","addressOffset":"0xD20","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PRI_14":{"name":"PRI_14","description":"Priority of system handler 14, PendSV","bitOffset":16,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"PRI_15":{"name":"PRI_15","description":"Priority of system handler 15, SysTick exception","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"SHCSR":{"name":"SHCSR","description":"System Handler Control and State Register","addressOffset":"0xD24","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"MEMFAULTACT":{"name":"MEMFAULTACT","description":"MemManage exception active bit","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MEMFAULTACT_0","description":"exception is not active","value":"0"},{"name":"MEMFAULTACT_1","description":"exception is active","value":"0x1"}]},"BUSFAULTACT":{"name":"BUSFAULTACT","description":"BusFault exception active bit","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUSFAULTACT_0","description":"exception is not active","value":"0"},{"name":"BUSFAULTACT_1","description":"exception is active","value":"0x1"}]},"USGFAULTACT":{"name":"USGFAULTACT","description":"UsageFault exception active bit","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USGFAULTACT_0","description":"exception is not active","value":"0"},{"name":"USGFAULTACT_1","description":"exception is active","value":"0x1"}]},"SVCALLACT":{"name":"SVCALLACT","description":"SVCall active bit","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SVCALLACT_0","description":"exception is not active","value":"0"},{"name":"SVCALLACT_1","description":"exception is active","value":"0x1"}]},"MONITORACT":{"name":"MONITORACT","description":"Debug monitor active bit","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MONITORACT_0","description":"exception is not active","value":"0"},{"name":"MONITORACT_1","description":"exception is active","value":"0x1"}]},"PENDSVACT":{"name":"PENDSVACT","description":"PendSV exception active bit","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PENDSVACT_0","description":"exception is not active","value":"0"},{"name":"PENDSVACT_1","description":"exception is active","value":"0x1"}]},"SYSTICKACT":{"name":"SYSTICKACT","description":"SysTick exception active bit","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SYSTICKACT_0","description":"exception is not active","value":"0"},{"name":"SYSTICKACT_1","description":"exception is active","value":"0x1"}]},"USGFAULTPENDED":{"name":"USGFAULTPENDED","description":"UsageFault exception pending bit","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USGFAULTPENDED_0","description":"exception is not pending","value":"0"},{"name":"USGFAULTPENDED_1","description":"exception is pending","value":"0x1"}]},"MEMFAULTPENDED":{"name":"MEMFAULTPENDED","description":"MemManage exception pending bit","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MEMFAULTPENDED_0","description":"exception is not pending","value":"0"},{"name":"MEMFAULTPENDED_1","description":"exception is pending","value":"0x1"}]},"BUSFAULTPENDED":{"name":"BUSFAULTPENDED","description":"BusFault exception pending bit","bitOffset":14,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUSFAULTPENDED_0","description":"exception is not pending","value":"0"},{"name":"BUSFAULTPENDED_1","description":"exception is pending","value":"0x1"}]},"SVCALLPENDED":{"name":"SVCALLPENDED","description":"SVCall pending bit","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SVCALLPENDED_0","description":"exception is not pending","value":"0"},{"name":"SVCALLPENDED_1","description":"exception is pending","value":"0x1"}]},"MEMFAULTENA":{"name":"MEMFAULTENA","description":"MemManage enable bit","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MEMFAULTENA_0","description":"disable the exception","value":"0"},{"name":"MEMFAULTENA_1","description":"enable the exception","value":"0x1"}]},"BUSFAULTENA":{"name":"BUSFAULTENA","description":"BusFault enable bit","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BUSFAULTENA_0","description":"disable the exception","value":"0"},{"name":"BUSFAULTENA_1","description":"enable the exception","value":"0x1"}]},"USGFAULTENA":{"name":"USGFAULTENA","description":"UsageFault enable bit","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"USGFAULTENA_0","description":"disable the exception","value":"0"},{"name":"USGFAULTENA_1","description":"enable the exception","value":"0x1"}]}}},"CFSR":{"name":"CFSR","description":"Configurable Fault Status Register","addressOffset":"0xD28","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IACCVIOL":{"name":"IACCVIOL","description":"Instruction access violation flag","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IACCVIOL_0","description":"no instruction access violation fault","value":"0"},{"name":"IACCVIOL_1","description":"the processor attempted an instruction fetch from a location that does not permit execution","value":"0x1"}]},"DACCVIOL":{"name":"DACCVIOL","description":"Data access violation flag","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DACCVIOL_0","description":"no data access violation fault","value":"0"},{"name":"DACCVIOL_1","description":"the processor attempted a load or store at a location that does not permit the operation","value":"0x1"}]},"MUNSTKERR":{"name":"MUNSTKERR","description":"MemManage fault on unstacking for a return from exception","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MUNSTKERR_0","description":"no unstacking fault","value":"0"},{"name":"MUNSTKERR_1","description":"unstack for an exception return has caused one or more access violations","value":"0x1"}]},"MSTKERR":{"name":"MSTKERR","description":"MemManage fault on stacking for exception entry","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MSTKERR_0","description":"no stacking fault","value":"0"},{"name":"MSTKERR_1","description":"stacking for an exception entry has caused one or more access violations","value":"0x1"}]},"MLSPERR":{"name":"MLSPERR","description":"MemManage fault occurred during floating-point lazy state preservation","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MLSPERR_0","description":"No MemManage fault occurred during floating-point lazy state preservation","value":"0"},{"name":"MLSPERR_1","description":"A MemManage fault occurred during floating-point lazy state preservation","value":"0x1"}]},"MMARVALID":{"name":"MMARVALID","description":"MemManage Fault Address Register (MMFAR) valid flag","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MMARVALID_0","description":"value in MMAR is not a valid fault address","value":"0"},{"name":"MMARVALID_1","description":"MMAR holds a valid fault address","value":"0x1"}]},"IBUSERR":{"name":"IBUSERR","description":"Instruction bus error","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IBUSERR_0","description":"no instruction bus error","value":"0"},{"name":"IBUSERR_1","description":"instruction bus error","value":"0x1"}]},"PRECISERR":{"name":"PRECISERR","description":"Precise data bus error","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"PRECISERR_0","description":"no precise data bus error","value":"0"},{"name":"PRECISERR_1","description":"a data bus error has occurred, and the PC value stacked for the exception return points to the instruction that caused the fault","value":"0x1"}]},"IMPRECISERR":{"name":"IMPRECISERR","description":"Imprecise data bus error","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IMPRECISERR_0","description":"no imprecise data bus error","value":"0"},{"name":"IMPRECISERR_1","description":"a data bus error has occurred, but the return address in the stack frame is not related to the instruction that caused the error","value":"0x1"}]},"UNSTKERR":{"name":"UNSTKERR","description":"BusFault on unstacking for a return from exception","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNSTKERR_0","description":"no unstacking fault","value":"0"},{"name":"UNSTKERR_1","description":"unstack for an exception return has caused one or more BusFaults","value":"0x1"}]},"STKERR":{"name":"STKERR","description":"BusFault on stacking for exception entry","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STKERR_0","description":"no stacking fault","value":"0"},{"name":"STKERR_1","description":"stacking for an exception entry has caused one or more BusFaults","value":"0x1"}]},"LSPERR":{"name":"LSPERR","description":"Bus fault occurred during floating-point lazy state preservation","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LSPERR_0","description":"No bus fault occurred during floating-point lazy state preservation","value":"0"},{"name":"LSPERR_1","description":"A bus fault occurred during floating-point lazy state preservation","value":"0x1"}]},"BFARVALID":{"name":"BFARVALID","description":"BusFault Address Register (BFAR) valid flag","bitOffset":15,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BFARVALID_0","description":"value in BFAR is not a valid fault address","value":"0"},{"name":"BFARVALID_1","description":"BFAR holds a valid fault address","value":"0x1"}]},"UNDEFINSTR":{"name":"UNDEFINSTR","description":"Undefined instruction UsageFault","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNDEFINSTR_0","description":"no undefined instruction UsageFault","value":"0"},{"name":"UNDEFINSTR_1","description":"the processor has attempted to execute an undefined instruction","value":"0x1"}]},"INVSTATE":{"name":"INVSTATE","description":"Invalid state UsageFault","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INVSTATE_0","description":"no invalid state UsageFault","value":"0"},{"name":"INVSTATE_1","description":"the processor has attempted to execute an instruction that makes illegal use of the EPSR","value":"0x1"}]},"INVPC":{"name":"INVPC","description":"Invalid PC load UsageFault, caused by an invalid PC load by EXC_RETURN","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INVPC_0","description":"no invalid PC load UsageFault","value":"0"},{"name":"INVPC_1","description":"the processor has attempted an illegal load of EXC_RETURN to the PC","value":"0x1"}]},"NOCP":{"name":"NOCP","description":"No coprocessor UsageFault","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOCP_0","description":"no UsageFault caused by attempting to access a coprocessor","value":"0"},{"name":"NOCP_1","description":"the processor has attempted to access a coprocessor","value":"0x1"}]},"UNALIGNED":{"name":"UNALIGNED","description":"Unaligned access UsageFault","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"UNALIGNED_0","description":"no unaligned access fault, or unaligned access trapping not enabled","value":"0"},{"name":"UNALIGNED_1","description":"the processor has made an unaligned memory access","value":"0x1"}]},"DIVBYZERO":{"name":"DIVBYZERO","description":"Divide by zero UsageFault","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DIVBYZERO_0","description":"no divide by zero fault, or divide by zero trapping not enabled","value":"0"},{"name":"DIVBYZERO_1","description":"the processor has executed an SDIV or UDIV instruction with a divisor of 0","value":"0x1"}]}}},"HFSR":{"name":"HFSR","description":"HardFault Status register","addressOffset":"0xD2C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"VECTTBL":{"name":"VECTTBL","description":"Indicates a BusFault on a vector table read during exception processing.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VECTTBL_0","description":"no BusFault on vector table read","value":"0"},{"name":"VECTTBL_1","description":"BusFault on vector table read","value":"0x1"}]},"FORCED":{"name":"FORCED","description":"Indicates a forced hard fault, generated by escalation of a fault with configurable priority that cannot be handles, either because of priority or because it is disabled.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FORCED_0","description":"no forced HardFault","value":"0"},{"name":"FORCED_1","description":"forced HardFault","value":"0x1"}]},"DEBUGEVT":{"name":"DEBUGEVT","description":"Reserved for Debug use. When writing to the register you must write 0 to this bit, otherwise behavior is Unpredictable.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DEBUGEVT_0","description":"No Debug event has occurred.","value":"0"},{"name":"DEBUGEVT_1","description":"Debug event has occurred. The Debug Fault Status Register has been updated.","value":"0x1"}]}}},"DFSR":{"name":"DFSR","description":"Debug Fault Status Register","addressOffset":"0xD30","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"HALTED":{"name":"HALTED","description":"Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR or a step request triggered by setting DEMCR.MON_STEP to 1.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HALTED_0","description":"No active halt request debug event","value":"0"},{"name":"HALTED_1","description":"Halt request debug event active","value":"0x1"}]},"BKPT":{"name":"BKPT","description":"Debug event generated by BKPT instruction execution or a breakpoint match in FPB","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"BKPT_0","description":"No current breakpoint debug event","value":"0"},{"name":"BKPT_1","description":"At least one current breakpoint debug event","value":"0x1"}]},"DWTTRAP":{"name":"DWTTRAP","description":"Debug event generated by the DWT","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DWTTRAP_0","description":"No current debug events generated by the DWT","value":"0"},{"name":"DWTTRAP_1","description":"At least one current debug event generated by the DWT","value":"0x1"}]},"VCATCH":{"name":"VCATCH","description":"Indicates triggering of a Vector catch","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VCATCH_0","description":"No Vector catch triggered","value":"0"},{"name":"VCATCH_1","description":"Vector catch triggered","value":"0x1"}]},"EXTERNAL":{"name":"EXTERNAL","description":"Debug event generated because of the assertion of an external debug request","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EXTERNAL_0","description":"No external debug request debug event","value":"0"},{"name":"EXTERNAL_1","description":"External debug request debug event","value":"0x1"}]}}},"MMFAR":{"name":"MMFAR","description":"MemManage Fault Address Register","addressOffset":"0xD34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ADDRESS":{"name":"ADDRESS","description":"Address of MemManage fault location","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"BFAR":{"name":"BFAR","description":"BusFault Address Register","addressOffset":"0xD38","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ADDRESS":{"name":"ADDRESS","description":"Address of the BusFault location","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"ID_PFR0":{"name":"ID_PFR0","description":"Processor Feature Register 0","addressOffset":"0xD40","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"STATE0":{"name":"STATE0","description":"ARM instruction set support","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"STATE0_0","description":"ARMv7-M unused","value":"0"},{"name":"STATE0_1","description":"ARMv7-M unused","value":"0x1"},{"name":"STATE0_2","description":"ARMv7-M unused","value":"0x2"},{"name":"STATE0_3","description":"Support for Thumb encoding including Thumb-2 technology, with all basic 16-bit and 32-bit instructions.","value":"0x3"}]},"STATE1":{"name":"STATE1","description":"Thumb instruction set support","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"STATE1_0","description":"The processor does not support the ARM instruction set.","value":"0"},{"name":"STATE1_1","description":"ARMv7-M unused","value":"0x1"}]},"STATE2":{"name":"STATE2","description":"ARMv7-M unused","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"STATE3":{"name":"STATE3","description":"ARMv7-M unused","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[]}}},"ID_PFR1":{"name":"ID_PFR1","description":"Processor Feature Register 1","addressOffset":"0xD44","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PROGMODEL":{"name":"PROGMODEL","description":"M profile programmers' model","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"PROGMODEL_0","description":"ARMv7-M unused","value":"0"},{"name":"PROGMODEL_2","description":"Two-stack programmers' model supported","value":"0x2"}]}}},"ID_DFR0":{"name":"ID_DFR0","description":"Debug Feature Register","addressOffset":"0xD48","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DEBUGMODEL":{"name":"DEBUGMODEL","description":"Support for memory-mapped debug model for M profile processors","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"DEBUGMODEL_0","description":"Not supported","value":"0"},{"name":"DEBUGMODEL_1","description":"Support for M profile Debug architecture, with memory-mapped access.","value":"0x1"}]}}},"ID_AFR0":{"name":"ID_AFR0","description":"Auxiliary Feature Register","addressOffset":"0xD4C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IMPLEMENTATION_DEFINED0":{"name":"IMPLEMENTATION_DEFINED0","description":"Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"IMPLEMENTATION_DEFINED1":{"name":"IMPLEMENTATION_DEFINED1","description":"Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"IMPLEMENTATION_DEFINED2":{"name":"IMPLEMENTATION_DEFINED2","description":"Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"IMPLEMENTATION_DEFINED3":{"name":"IMPLEMENTATION_DEFINED3","description":"Gives information about the IMPLEMENTATION DEFINED features of a processor implementation.","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[]}}},"ID_MMFR0":{"name":"ID_MMFR0","description":"Memory Model Feature Register 0","addressOffset":"0xD50","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PMSASUPPORT":{"name":"PMSASUPPORT","description":"Indicates support for a PMSA","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"PMSASUPPORT_0","description":"Not supported","value":"0"},{"name":"PMSASUPPORT_1","description":"ARMv7-M unused","value":"0x1"},{"name":"PMSASUPPORT_2","description":"ARMv7-M unused","value":"0x2"},{"name":"PMSASUPPORT_3","description":"PMSAv7, providing support for a base region and subregions.","value":"0x3"}]},"OUTERMOST_SHAREABILITY":{"name":"OUTERMOST_SHAREABILITY","description":"Indicates the outermost shareability domain implemented","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"OUTERMOST_SHAREABILITY_0","description":"Implemented as Non-cacheable","value":"0"},{"name":"OUTERMOST_SHAREABILITY_1","description":"ARMv7-M unused","value":"0x1"},{"name":"OUTERMOST_SHAREABILITY_2","description":"ARMv7-M unused","value":"0x2"},{"name":"OUTERMOST_SHAREABILITY_3","description":"ARMv7-M unused","value":"0x3"},{"name":"OUTERMOST_SHAREABILITY_4","description":"ARMv7-M unused","value":"0x4"},{"name":"OUTERMOST_SHAREABILITY_5","description":"ARMv7-M unused","value":"0x5"},{"name":"OUTERMOST_SHAREABILITY_6","description":"ARMv7-M unused","value":"0x6"},{"name":"OUTERMOST_SHAREABILITY_7","description":"ARMv7-M unused","value":"0x7"},{"name":"OUTERMOST_SHAREABILITY_8","description":"ARMv7-M unused","value":"0x8"},{"name":"OUTERMOST_SHAREABILITY_9","description":"ARMv7-M unused","value":"0x9"},{"name":"OUTERMOST_SHAREABILITY_10","description":"ARMv7-M unused","value":"0xA"},{"name":"OUTERMOST_SHAREABILITY_11","description":"ARMv7-M unused","value":"0xB"},{"name":"OUTERMOST_SHAREABILITY_12","description":"ARMv7-M unused","value":"0xC"},{"name":"OUTERMOST_SHAREABILITY_13","description":"ARMv7-M unused","value":"0xD"},{"name":"OUTERMOST_SHAREABILITY_14","description":"ARMv7-M unused","value":"0xE"},{"name":"OUTERMOST_SHAREABILITY_15","description":"Shareability ignored.","value":"0xF"}]},"SHAREABILITY_LEVELS":{"name":"SHAREABILITY_LEVELS","description":"Indicates the number of shareability levels implemented","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SHAREABILITY_LEVELS_0","description":"One level of shareability implemented","value":"0"},{"name":"SHAREABILITY_LEVELS_1","description":"ARMv7-M unused","value":"0x1"}]},"TCM_SUPPORT":{"name":"TCM_SUPPORT","description":"Indicates the support for Tightly Coupled Memory","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"TCM_SUPPORT_0","description":"No tightly coupled memories implemented.","value":"0"},{"name":"TCM_SUPPORT_1","description":"Tightly coupled memories implemented with IMPLEMENTATION DEFINED control.","value":"0x1"},{"name":"TCM_SUPPORT_2","description":"ARMv7-M unused","value":"0x2"}]},"AUXILIARY_REGISTERS":{"name":"AUXILIARY_REGISTERS","description":"Indicates the support for Auxiliary registers","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"AUXILIARY_REGISTERS_0","description":"Not supported","value":"0"},{"name":"AUXILIARY_REGISTERS_1","description":"Support for Auxiliary Control Register only.","value":"0x1"},{"name":"AUXILIARY_REGISTERS_2","description":"ARMv7-M unused","value":"0x2"}]}}},"ID_MMFR1":{"name":"ID_MMFR1","description":"Memory Model Feature Register 1","addressOffset":"0xD54","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ID_MMFR1":{"name":"ID_MMFR1","description":"Gives information about the implemented memory model and memory management support.","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"ID_MMFR2":{"name":"ID_MMFR2","description":"Memory Model Feature Register 2","addressOffset":"0xD58","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"WFI_STALL":{"name":"WFI_STALL","description":"Indicates the support for Wait For Interrupt (WFI) stalling","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"WFI_STALL_0","description":"Not supported","value":"0"},{"name":"WFI_STALL_1","description":"Support for WFI stalling","value":"0x1"}]}}},"ID_MMFR3":{"name":"ID_MMFR3","description":"Memory Model Feature Register 3","addressOffset":"0xD5C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ID_MMFR3":{"name":"ID_MMFR3","description":"Gives information about the implemented memory model and memory management support.","bitOffset":0,"bitWidth":32,"access":"read-only","enumeratedValues":[]}}},"ID_ISAR0":{"name":"ID_ISAR0","description":"Instruction Set Attributes Register 0","addressOffset":"0xD60","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"BITCOUNT_INSTRS":{"name":"BITCOUNT_INSTRS","description":"Indicates the supported Bit Counting instructions","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"BITCOUNT_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"BITCOUNT_INSTRS_1","description":"Adds support for the CLZ instruction","value":"0x1"}]},"BITFIELD_INSTRS":{"name":"BITFIELD_INSTRS","description":"Indicates the supported BitField instructions","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"BITFIELD_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"BITFIELD_INSTRS_1","description":"Adds support for the BFC, BFI, SBFX, and UBFX instructions","value":"0x1"}]},"CMPBRANCH_INSTRS":{"name":"CMPBRANCH_INSTRS","description":"Indicates the supported combined Compare and Branch instructions","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"CMPBRANCH_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"CMPBRANCH_INSTRS_1","description":"Adds support for the CBNZ and CBZ instructions","value":"0x1"}]},"COPROC_INSTRS":{"name":"COPROC_INSTRS","description":"Indicates the supported Coprocessor instructions","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"COPROC_INSTRS_0","description":"None supported, except for separately attributed architectures, for example the Floating-point extension","value":"0"},{"name":"COPROC_INSTRS_1","description":"Adds support for generic CDP, LDC, MCR, MRC, and STC instructions","value":"0x1"},{"name":"COPROC_INSTRS_2","description":"As for 1, and adds support for generic CDP2, LDC2, MCR2, MRC2, and STC2 instructions","value":"0x2"},{"name":"COPROC_INSTRS_3","description":"As for 2, and adds support for generic MCRR and MRRC instructions","value":"0x3"},{"name":"COPROC_INSTRS_4","description":"As for 3, and adds support for generic MCRR2 and MRRC2 instructions","value":"0x4"}]},"DEBUG_INSTRS":{"name":"DEBUG_INSTRS","description":"Indicates the supported Debug instructions","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"DEBUG_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"DEBUG_INSTRS_1","description":"Adds support for the BKPT instruction","value":"0x1"}]},"DIVIDE_INSTRS":{"name":"DIVIDE_INSTRS","description":"Indicates the supported Divide instructions","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"DIVIDE_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"DIVIDE_INSTRS_1","description":"Adds support for the SDIV and UDIV instructions","value":"0x1"}]}}},"ID_ISAR1":{"name":"ID_ISAR1","description":"Instruction Set Attributes Register 1","addressOffset":"0xD64","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EXTEND_INSTRS":{"name":"EXTEND_INSTRS","description":"Indicates the supported Extend instructions","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"EXTEND_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"EXTEND_INSTRS_1","description":"Adds support for the SXTB, SXTH, UXTB, and UXTH instructions","value":"0x1"},{"name":"EXTEND_INSTRS_2","description":"As for 1, and adds support for the SXTAB, SXTAB16, SXTAH, SXTB16, UXTAB, UXTAB16, UXTAH, and UXTB16 instructions","value":"0x2"}]},"IFTHEN_INSTRS":{"name":"IFTHEN_INSTRS","description":"Indicates the supported IfThen instructions","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"IFTHEN_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"IFTHEN_INSTRS_1","description":"Adds support for the IT instructions, and for the IT bits in the PSRs","value":"0x1"}]},"IMMEDIATE_INSTRS":{"name":"IMMEDIATE_INSTRS","description":"Indicates the support for data-processing instructions with long immediate","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"IMMEDIATE_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"IMMEDIATE_INSTRS_1","description":"Adds support for the ADDW, MOVW, MOVT, and SUBW instructions","value":"0x1"}]},"INTERWORK_INSTRS":{"name":"INTERWORK_INSTRS","description":"Indicates the supported Interworking instructions","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"INTERWORK_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"INTERWORK_INSTRS_1","description":"Adds support for the BX instruction, and the T bit in the PSR","value":"0x1"},{"name":"INTERWORK_INSTRS_2","description":"As for 1, and adds support for the BLX instruction, and PC loads have BX-like behavior","value":"0x2"},{"name":"INTERWORK_INSTRS_3","description":"ARMv7-M unused","value":"0x3"}]}}},"ID_ISAR2":{"name":"ID_ISAR2","description":"Instruction Set Attributes Register 2","addressOffset":"0xD68","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LOADSTORE_INSTRS":{"name":"LOADSTORE_INSTRS","description":"Indicates the supported additional load and store instructions","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"LOADSTORE_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"LOADSTORE_INSTRS_1","description":"Adds support for the LDRD and STRD instructions","value":"0x1"}]},"MEMHINT_INSTRS":{"name":"MEMHINT_INSTRS","description":"Indicates the supported Memory Hint instructions","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"MEMHINT_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"MEMHINT_INSTRS_1","description":"Adds support for the PLD instruction, ARMv7-M unused.","value":"0x1"},{"name":"MEMHINT_INSTRS_2","description":"As for 1, ARMv7-M unused.","value":"0x2"},{"name":"MEMHINT_INSTRS_3","description":"As for 1 or 2, and adds support for the PLI instruction.","value":"0x3"}]},"MULTIACCESSINT_INSTRS":{"name":"MULTIACCESSINT_INSTRS","description":"Indicates the support for multi-access interruptible instructions","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"MULTIACCESSINT_INSTRS_0","description":"None supported. This means the LDM and STM instructions are not interruptible. ARMv7-M unused.","value":"0"},{"name":"MULTIACCESSINT_INSTRS_1","description":"LDM and STM instructions are restartable.","value":"0x1"},{"name":"MULTIACCESSINT_INSTRS_2","description":"LDM and STM instructions are continuable.","value":"0x2"}]},"MULT_INSTRS":{"name":"MULT_INSTRS","description":"Indicates the supported additional Multiply instructions","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"MULT_INSTRS_0","description":"None supported. This means only MUL is supported. ARMv7-M unused.","value":"0"},{"name":"MULT_INSTRS_1","description":"Adds support for the MLA instruction, ARMv7-M unused.","value":"0x1"},{"name":"MULT_INSTRS_2","description":"As for 1, and adds support for the MLS instruction.","value":"0x2"}]},"MULTS_INSTRS":{"name":"MULTS_INSTRS","description":"Indicates the supported advanced signed Multiply instructions","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"MULTS_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"MULTS_INSTRS_1","description":"Adds support for the SMULL and SMLAL instructions","value":"0x1"},{"name":"MULTS_INSTRS_2","description":"As for 1, and adds support for the SMLABB, SMLABT, SMLALBB, SMLALBT, SMLALTB, SMLALTT, SMLATB, SMLATT, SMLAWB, SMLAWT, SMULBB, SMULBT, SMULTB, SMULTT, SMULWB, and SMULWT instructions.","value":"0x2"},{"name":"MULTS_INSTRS_3","description":"As for 2, and adds support for the SMLAD, SMLADX, SMLALD, SMLALDX, SMLSD, SMLSDX, SMLSLD, SMLSLDX, SMMLA, SMMLAR, SMMLS, SMMLSR, SMMUL, SMMULR, SMUAD, SMUADX, SMUSD, and SMUSDX instructions.","value":"0x3"}]},"MULTU_INSTRS":{"name":"MULTU_INSTRS","description":"Indicates the supported advanced unsigned Multiply instructions","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"MULTU_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"MULTU_INSTRS_1","description":"Adds support for the UMULL and UMLAL instructions.","value":"0x1"},{"name":"MULTU_INSTRS_2","description":"As for 1, and adds support for the UMAAL instruction.","value":"0x2"}]},"REVERSAL_INSTRS":{"name":"REVERSAL_INSTRS","description":"Indicates the supported Reversal instructions","bitOffset":28,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"REVERSAL_INSTRS_0","description":"None supported, ARMv7-M unused","value":"0"},{"name":"REVERSAL_INSTRS_1","description":"Adds support for the REV, REV16, and REVSH instructions, ARMv7-M unused.","value":"0x1"},{"name":"REVERSAL_INSTRS_2","description":"As for 1, and adds support for the RBIT instruction.","value":"0x2"}]}}},"ID_ISAR3":{"name":"ID_ISAR3","description":"Instruction Set Attributes Register 3","addressOffset":"0xD6C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"SATURATE_INSTRS":{"name":"SATURATE_INSTRS","description":"Indicates the supported Saturate instructions","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SATURATE_INSTRS_0","description":"None supported","value":"0"},{"name":"SATURATE_INSTRS_1","description":"Adds support for the QADD, QDADD, QDSUB, and QSUB instructions, and for the Q bit in the PSRs.","value":"0x1"}]},"SIMD_INSTRS":{"name":"SIMD_INSTRS","description":"Indicates the supported SIMD instructions","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SIMD_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"SIMD_INSTRS_1","description":"Adds support for the SSAT and USAT instructions, and for the Q bit in the PSRs.","value":"0x1"},{"name":"SIMD_INSTRS_3","description":"As for 1, and adds support for the PKHBT, PKHTB, QADD16, QADD8, QASX, QSUB16, QSUB8, QSAX, SADD16, SADD8, SASX, SEL, SHADD16, SHADD8, SHASX, SHSUB16, SHSUB8, SHSAX, SSAT16, SSUB16, SSUB8, SSAX, SXTAB16, SXTB16, UADD16, UADD8, UASX, UHADD16, UHADD8, UHASX, UHSUB16, UHSUB8, UHSAX, UQADD16, UQADD8, UQASX, UQSUB16, UQSUB8, UQSAX, USAD8, USADA8, USAT16, USUB16, USUB8, USAX, UXTAB16, and UXTB16 instructions. Also adds support for the GE[3:0] bits in the PSRs.","value":"0x3"}]},"SVC_INSTRS":{"name":"SVC_INSTRS","description":"Indicates the supported SVC instructions","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SVC_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"SVC_INSTRS_1","description":"Adds support for the SVC instruction.","value":"0x1"}]},"SYNCHPRIM_INSTRS":{"name":"SYNCHPRIM_INSTRS","description":"Together with the ID_ISAR4[SYNCHPRIM_INSTRS_FRAC] indicates the supported Synchronization Primitives","bitOffset":12,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"TABBRANCH_INSTRS":{"name":"TABBRANCH_INSTRS","description":"Indicates the supported Table Branch instructions","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"TABBRANCH_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"TABBRANCH_INSTRS_1","description":"Adds support for the TBB and TBH instructions.","value":"0x1"}]},"THUMBCOPY_INSTRS":{"name":"THUMBCOPY_INSTRS","description":"Indicates the supported non flag-setting MOV instructions","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"THUMBCOPY_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"THUMBCOPY_INSTRS_1","description":"Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register.","value":"0x1"}]},"TRUENOP_INSTRS":{"name":"TRUENOP_INSTRS","description":"Indicates the supported non flag-setting MOV instructions","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"TRUENOP_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"TRUENOP_INSTRS_1","description":"Adds support for encoding T1 of the MOV (register) instruction copying from a low register to a low register.","value":"0x1"}]}}},"ID_ISAR4":{"name":"ID_ISAR4","description":"Instruction Set Attributes Register 4","addressOffset":"0xD70","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"UNPRIV_INSTRS":{"name":"UNPRIV_INSTRS","description":"Indicates the supported unprivileged instructions. These are the instruction variants indicated by a T suffix.","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"UNPRIV_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"UNPRIV_INSTRS_1","description":"Adds support for the LDRBT, LDRT, STRBT, and STRT instructions.","value":"0x1"},{"name":"UNPRIV_INSTRS_2","description":"As for 1, and adds support for the LDRHT, LDRSBT, LDRSHT, and STRHT instructions.","value":"0x2"}]},"WITHSHIFTS_INSTRS":{"name":"WITHSHIFTS_INSTRS","description":"Indicates the support for instructions with shifts","bitOffset":4,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"WITHSHIFTS_INSTRS_0","description":"Nonzero shifts supported only in MOV and shift instructions.","value":"0"},{"name":"WITHSHIFTS_INSTRS_1","description":"Adds support for shifts of loads and stores over the range LSL 0-3.","value":"0x1"},{"name":"WITHSHIFTS_INSTRS_3","description":"As for 1, and adds support for other constant shift options, on loads, stores, and other instructions.","value":"0x3"},{"name":"WITHSHIFTS_INSTRS_4","description":"ARMv7-M unused.","value":"0x4"}]},"WRITEBACK_INSTRS":{"name":"WRITEBACK_INSTRS","description":"Indicates the support for Writeback addressing modes","bitOffset":8,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"WRITEBACK_INSTRS_0","description":"Basic support. Only the LDM, STM, PUSH, and POP instructions support writeback addressing modes. ARMv7-M unused.","value":"0"},{"name":"WRITEBACK_INSTRS_1","description":"Adds support for all of the writeback addressing modes defined in the ARMv7-M architecture.","value":"0x1"}]},"BARRIER_INSTRS":{"name":"BARRIER_INSTRS","description":"Indicates the supported Barrier instructions","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"BARRIER_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"BARRIER_INSTRS_1","description":"Adds support for the DMB, DSB, and ISB barrier instructions.","value":"0x1"}]},"SYNCHPRIM_INSTRS_FRAC":{"name":"SYNCHPRIM_INSTRS_FRAC","description":"Together with the ID_ISAR3[SYNCHPRIM_INSTRS] indicates the supported Synchronization Primitives","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"PSR_M_INSTRS":{"name":"PSR_M_INSTRS","description":"Indicates the supported M profile instructions to modify the PSRs","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"PSR_M_INSTRS_0","description":"None supported, ARMv7-M unused.","value":"0"},{"name":"PSR_M_INSTRS_1","description":"Adds support for the M-profile forms of the CPS, MRS, and MSR instructions, to access the PSRs.","value":"0x1"}]}}},"CLIDR":{"name":"CLIDR","description":"Cache Level ID register","addressOffset":"0xD78","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CL1":{"name":"CL1","description":"Indicate the type of cache implemented at level 1.","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL1_0","description":"No cache","value":"0"},{"name":"CL1_1","description":"Instruction cache only","value":"0x1"},{"name":"CL1_2","description":"Data cache only","value":"0x2"},{"name":"CL1_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL1_4","description":"Unified cache","value":"0x4"}]},"CL2":{"name":"CL2","description":"Indicate the type of cache implemented at level 2.","bitOffset":3,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL2_0","description":"No cache","value":"0"},{"name":"CL2_1","description":"Instruction cache only","value":"0x1"},{"name":"CL2_2","description":"Data cache only","value":"0x2"},{"name":"CL2_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL2_4","description":"Unified cache","value":"0x4"}]},"CL3":{"name":"CL3","description":"Indicate the type of cache implemented at level 3.","bitOffset":6,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL3_0","description":"No cache","value":"0"},{"name":"CL3_1","description":"Instruction cache only","value":"0x1"},{"name":"CL3_2","description":"Data cache only","value":"0x2"},{"name":"CL3_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL3_4","description":"Unified cache","value":"0x4"}]},"CL4":{"name":"CL4","description":"Indicate the type of cache implemented at level 4.","bitOffset":9,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL4_0","description":"No cache","value":"0"},{"name":"CL4_1","description":"Instruction cache only","value":"0x1"},{"name":"CL4_2","description":"Data cache only","value":"0x2"},{"name":"CL4_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL4_4","description":"Unified cache","value":"0x4"}]},"CL5":{"name":"CL5","description":"Indicate the type of cache implemented at level 5.","bitOffset":12,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL5_0","description":"No cache","value":"0"},{"name":"CL5_1","description":"Instruction cache only","value":"0x1"},{"name":"CL5_2","description":"Data cache only","value":"0x2"},{"name":"CL5_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL5_4","description":"Unified cache","value":"0x4"}]},"CL6":{"name":"CL6","description":"Indicate the type of cache implemented at level 6.","bitOffset":15,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL6_0","description":"No cache","value":"0"},{"name":"CL6_1","description":"Instruction cache only","value":"0x1"},{"name":"CL6_2","description":"Data cache only","value":"0x2"},{"name":"CL6_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL6_4","description":"Unified cache","value":"0x4"}]},"CL7":{"name":"CL7","description":"Indicate the type of cache implemented at level 7.","bitOffset":18,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"CL7_0","description":"No cache","value":"0"},{"name":"CL7_1","description":"Instruction cache only","value":"0x1"},{"name":"CL7_2","description":"Data cache only","value":"0x2"},{"name":"CL7_3","description":"Separate instruction and data caches","value":"0x3"},{"name":"CL7_4","description":"Unified cache","value":"0x4"}]},"LOUIS":{"name":"LOUIS","description":"Level of Unification Inner Shareable for the cache hierarchy. This field is RAZ.","bitOffset":21,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"LOUIS_0","description":"0","value":"0"},{"name":"LOUIS_1","description":"1","value":"0x1"},{"name":"LOUIS_2","description":"2","value":"0x2"},{"name":"LOUIS_3","description":"3","value":"0x3"},{"name":"LOUIS_4","description":"4","value":"0x4"},{"name":"LOUIS_5","description":"5","value":"0x5"},{"name":"LOUIS_6","description":"6","value":"0x6"},{"name":"LOUIS_7","description":"7","value":"0x7"}]},"LOC":{"name":"LOC","description":"Level of Coherency for the cache hierarchy","bitOffset":24,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"LOC_0","description":"0","value":"0"},{"name":"LOC_1","description":"1","value":"0x1"},{"name":"LOC_2","description":"2","value":"0x2"},{"name":"LOC_3","description":"3","value":"0x3"},{"name":"LOC_4","description":"4","value":"0x4"},{"name":"LOC_5","description":"5","value":"0x5"},{"name":"LOC_6","description":"6","value":"0x6"},{"name":"LOC_7","description":"7","value":"0x7"}]},"LOU":{"name":"LOU","description":"Level of Unification for the cache hierarchy","bitOffset":27,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"LOU_0","description":"0","value":"0"},{"name":"LOU_1","description":"1","value":"0x1"},{"name":"LOU_2","description":"2","value":"0x2"},{"name":"LOU_3","description":"3","value":"0x3"},{"name":"LOU_4","description":"4","value":"0x4"},{"name":"LOU_5","description":"5","value":"0x5"},{"name":"LOU_6","description":"6","value":"0x6"},{"name":"LOU_7","description":"7","value":"0x7"}]}}},"CTR":{"name":"CTR","description":"Cache Type register","addressOffset":"0xD7C","size":32,"access":"read-only","resetValue":"0x8000C000","resetMask":"0xFFFFFFFF","fields":{"IMINLINE":{"name":"IMINLINE","description":"Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor.","bitOffset":0,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"DMINLINE":{"name":"DMINLINE","description":"Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor.","bitOffset":16,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"ERG":{"name":"ERG","description":"Exclusives Reservation Granule. The maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions, encoded as Log2 of the number of words.","bitOffset":20,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"CWG":{"name":"CWG","description":"Cache Write-back Granule. The maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified, encoded as Log2 of the number of words.","bitOffset":24,"bitWidth":4,"access":"read-only","enumeratedValues":[]},"FORMAT":{"name":"FORMAT","description":"Indicates the implemented CTR format.","bitOffset":29,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"FORMAT_4","description":"ARMv7 format.","value":"0x4"}]}}},"CCSIDR":{"name":"CCSIDR","description":"Cache Size ID Register","addressOffset":"0xD80","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"LINESIZE":{"name":"LINESIZE","description":"(Log2(Number of words in cache line)) - 2.","bitOffset":0,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"LINESIZE_0","description":"The line length of 4 words.","value":"0"},{"name":"LINESIZE_1","description":"The line length of 8 words.","value":"0x1"},{"name":"LINESIZE_2","description":"The line length of 16 words.","value":"0x2"},{"name":"LINESIZE_3","description":"The line length of 32 words.","value":"0x3"},{"name":"LINESIZE_4","description":"The line length of 64 words.","value":"0x4"},{"name":"LINESIZE_5","description":"The line length of 128 words.","value":"0x5"},{"name":"LINESIZE_6","description":"The line length of 256 words.","value":"0x6"},{"name":"LINESIZE_7","description":"The line length of 512 words.","value":"0x7"}]},"ASSOCIATIVITY":{"name":"ASSOCIATIVITY","description":"(Associativity of cache) - 1, therefore a value of 0 indicates an associativity of 1. The associativity does not have to be a power of 2.","bitOffset":3,"bitWidth":10,"access":"read-only","enumeratedValues":[]},"NUMSETS":{"name":"NUMSETS","description":"(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.","bitOffset":13,"bitWidth":15,"access":"read-only","enumeratedValues":[]},"WA":{"name":"WA","description":"Indicates whether the cache level supports write-allocation","bitOffset":28,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"WA_0","description":"Feature not supported","value":"0"},{"name":"WA_1","description":"Feature supported","value":"0x1"}]},"RA":{"name":"RA","description":"Indicates whether the cache level supports read-allocation","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RA_0","description":"Feature not supported","value":"0"},{"name":"RA_1","description":"Feature supported","value":"0x1"}]},"WB":{"name":"WB","description":"Indicates whether the cache level supports write-back","bitOffset":30,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"WB_0","description":"Feature not supported","value":"0"},{"name":"WB_1","description":"Feature supported","value":"0x1"}]},"WT":{"name":"WT","description":"Indicates whether the cache level supports write-through","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"WT_0","description":"Feature not supported","value":"0"},{"name":"WT_1","description":"Feature supported","value":"0x1"}]}}},"CSSELR":{"name":"CSSELR","description":"Cache Size Selection Register","addressOffset":"0xD84","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"IND":{"name":"IND","description":"Instruction not data bit","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"IND_0","description":"Data or unified cache.","value":"0"},{"name":"IND_1","description":"Instruction cache.","value":"0x1"}]},"LEVEL":{"name":"LEVEL","description":"Cache level of required cache","bitOffset":1,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"LEVEL_0","description":"Level 1 cache.","value":"0"},{"name":"LEVEL_1","description":"Level 2 cache.","value":"0x1"},{"name":"LEVEL_2","description":"Level 3 cache.","value":"0x2"},{"name":"LEVEL_3","description":"Level 4 cache.","value":"0x3"},{"name":"LEVEL_4","description":"Level 5 cache.","value":"0x4"},{"name":"LEVEL_5","description":"Level 6 cache.","value":"0x5"},{"name":"LEVEL_6","description":"Level 7 cache.","value":"0x6"}]}}},"CPACR":{"name":"CPACR","description":"Coprocessor Access Control Register","addressOffset":"0xD88","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CP0":{"name":"CP0","description":"Access privileges for coprocessor 0.","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP0_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP0_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP0_3","description":"Full access.","value":"0x3"}]},"CP1":{"name":"CP1","description":"Access privileges for coprocessor 1.","bitOffset":2,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP1_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP1_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP1_3","description":"Full access.","value":"0x3"}]},"CP2":{"name":"CP2","description":"Access privileges for coprocessor 2.","bitOffset":4,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP2_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP2_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP2_3","description":"Full access.","value":"0x3"}]},"CP3":{"name":"CP3","description":"Access privileges for coprocessor 3.","bitOffset":6,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP3_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP3_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP3_3","description":"Full access.","value":"0x3"}]},"CP4":{"name":"CP4","description":"Access privileges for coprocessor 4.","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP4_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP4_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP4_3","description":"Full access.","value":"0x3"}]},"CP5":{"name":"CP5","description":"Access privileges for coprocessor 5.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP5_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP5_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP5_3","description":"Full access.","value":"0x3"}]},"CP6":{"name":"CP6","description":"Access privileges for coprocessor 6.","bitOffset":12,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP6_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP6_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP6_3","description":"Full access.","value":"0x3"}]},"CP7":{"name":"CP7","description":"Access privileges for coprocessor 7.","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP7_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP7_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP7_3","description":"Full access.","value":"0x3"}]},"CP10":{"name":"CP10","description":"Access privileges for coprocessor 10.","bitOffset":20,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP10_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP10_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP10_3","description":"Full access.","value":"0x3"}]},"CP11":{"name":"CP11","description":"Access privileges for coprocessor 11.","bitOffset":22,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CP11_0","description":"Access denied. Any attempted access generates a NOCP UsageFault.","value":"0"},{"name":"CP11_1","description":"Privileged access only. An unprivileged access generates a NOCP UsageFault.","value":"0x1"},{"name":"CP11_3","description":"Full access.","value":"0x3"}]}}},"STIR":{"name":"STIR","description":"Instruction cache invalidate all to Point of Unification (PoU)","addressOffset":"0xF00","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"INTID":{"name":"INTID","description":"Indicates the interrupt to be triggered","bitOffset":0,"bitWidth":9,"access":"write-only","enumeratedValues":[]}}},"ICIALLU":{"name":"ICIALLU","description":"Instruction cache invalidate all to Point of Unification (PoU)","addressOffset":"0xF50","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ICIALLU":{"name":"ICIALLU","description":"I-cache invalidate all to PoU","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"ICIMVAU":{"name":"ICIMVAU","description":"Instruction cache invalidate by address to PoU","addressOffset":"0xF58","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ICIMVAU":{"name":"ICIMVAU","description":"I-cache invalidate by MVA to PoU","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCIMVAC":{"name":"DCIMVAC","description":"Data cache invalidate by address to Point of Coherency (PoC)","addressOffset":"0xF5C","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCIMVAC":{"name":"DCIMVAC","description":"D-cache invalidate by MVA to PoC","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCISW":{"name":"DCISW","description":"Data cache invalidate by set/way","addressOffset":"0xF60","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCISW":{"name":"DCISW","description":"D-cache invalidate by set-way","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCCMVAU":{"name":"DCCMVAU","description":"Data cache by address to PoU","addressOffset":"0xF64","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCCMVAU":{"name":"DCCMVAU","description":"D-cache clean by MVA to PoU","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCCMVAC":{"name":"DCCMVAC","description":"Data cache clean by address to PoC","addressOffset":"0xF68","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCCMVAC":{"name":"DCCMVAC","description":"D-cache clean by MVA to PoC","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCCSW":{"name":"DCCSW","description":"Data cache clean by set/way","addressOffset":"0xF6C","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCCSW":{"name":"DCCSW","description":"D-cache clean by set-way","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCCIMVAC":{"name":"DCCIMVAC","description":"Data cache clean and invalidate by address to PoC","addressOffset":"0xF70","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCCIMVAC":{"name":"DCCIMVAC","description":"D-cache clean and invalidate by MVA to PoC","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"DCCISW":{"name":"DCCISW","description":"Data cache clean and invalidate by set/way","addressOffset":"0xF74","size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"DCCISW":{"name":"DCCISW","description":"D-cache clean and invalidate by set-way","bitOffset":0,"bitWidth":32,"access":"write-only","enumeratedValues":[]}}},"CM7_ITCMCR":{"name":"CM7_ITCMCR","description":"Instruction Tightly-Coupled Memory Control Register","addressOffset":"0xF90","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EN":{"name":"EN","description":"TCM enable. When a TCM is disabled all accesses are made to the AXIM interface.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_0","description":"TCM disabled.","value":"0"},{"name":"EN_1","description":"TCM enabled.","value":"0x1"}]},"RMW":{"name":"RMW","description":"Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RMW_0","description":"RMW disabled.","value":"0"},{"name":"RMW_1","description":"RMW enabled.","value":"0x1"}]},"RETEN":{"name":"RETEN","description":"Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RETEN_0","description":"Retry phase disabled.","value":"0"},{"name":"RETEN_1","description":"Retry phase enabled.","value":"0x1"}]},"SZ":{"name":"SZ","description":"TCM size. Indicates the size of the relevant TCM.","bitOffset":3,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SZ_0","description":"No TCM implemented.","value":"0"},{"name":"SZ_3","description":"4KB.","value":"0x3"},{"name":"SZ_4","description":"8KB.","value":"0x4"},{"name":"SZ_5","description":"16KB.","value":"0x5"},{"name":"SZ_6","description":"32KB.","value":"0x6"},{"name":"SZ_7","description":"64KB.","value":"0x7"},{"name":"SZ_8","description":"128KB.","value":"0x8"},{"name":"SZ_9","description":"256KB.","value":"0x9"},{"name":"SZ_10","description":"512KB.","value":"0xA"},{"name":"SZ_11","description":"1MB.","value":"0xB"},{"name":"SZ_12","description":"2MB.","value":"0xC"},{"name":"SZ_13","description":"4MB.","value":"0xD"},{"name":"SZ_14","description":"8MB.","value":"0xE"},{"name":"SZ_15","description":"16MB.","value":"0xF"}]}}},"CM7_DTCMCR":{"name":"CM7_DTCMCR","description":"Data Tightly-Coupled Memory Control Register","addressOffset":"0xF94","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EN":{"name":"EN","description":"TCM enable. When a TCM is disabled all accesses are made to the AXIM interface.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_0","description":"TCM disabled.","value":"0"},{"name":"EN_1","description":"TCM enabled.","value":"0x1"}]},"RMW":{"name":"RMW","description":"Read-Modify-Write (RMW) enable. Indicates that all writes to TCM, that are not the full width of the TCM RAM, use a RMW sequence.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RMW_0","description":"RMW disabled.","value":"0"},{"name":"RMW_1","description":"RMW enabled.","value":"0x1"}]},"RETEN":{"name":"RETEN","description":"Retry phase enable. When enabled the processor guarantees to honor the retry output on the corresponding TCM interface, re-executing the instruction which carried out the TCM access.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RETEN_0","description":"Retry phase disabled.","value":"0"},{"name":"RETEN_1","description":"Retry phase enabled.","value":"0x1"}]},"SZ":{"name":"SZ","description":"TCM size. Indicates the size of the relevant TCM.","bitOffset":3,"bitWidth":4,"access":"read-only","enumeratedValues":[{"name":"SZ_0","description":"No TCM implemented.","value":"0"},{"name":"SZ_3","description":"4KB.","value":"0x3"},{"name":"SZ_4","description":"8KB.","value":"0x4"},{"name":"SZ_5","description":"16KB.","value":"0x5"},{"name":"SZ_6","description":"32KB.","value":"0x6"},{"name":"SZ_7","description":"64KB.","value":"0x7"},{"name":"SZ_8","description":"128KB.","value":"0x8"},{"name":"SZ_9","description":"256KB.","value":"0x9"},{"name":"SZ_10","description":"512KB.","value":"0xA"},{"name":"SZ_11","description":"1MB.","value":"0xB"},{"name":"SZ_12","description":"2MB.","value":"0xC"},{"name":"SZ_13","description":"4MB.","value":"0xD"},{"name":"SZ_14","description":"8MB.","value":"0xE"},{"name":"SZ_15","description":"16MB.","value":"0xF"}]}}},"CM7_AHBPCR":{"name":"CM7_AHBPCR","description":"AHBP Control Register","addressOffset":"0xF98","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"EN":{"name":"EN","description":"AHBP enable.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"EN_0","description":"AHBP disabled. When disabled all accesses are made to the AXIM interface.","value":"0"},{"name":"EN_1","description":"AHBP enabled.","value":"0x1"}]},"SZ":{"name":"SZ","description":"AHBP size.","bitOffset":1,"bitWidth":3,"access":"read-only","enumeratedValues":[{"name":"SZ_0","description":"0MB. AHBP disabled.","value":"0"},{"name":"SZ_1","description":"64MB.","value":"0x1"},{"name":"SZ_2","description":"128MB.","value":"0x2"},{"name":"SZ_3","description":"256MB.","value":"0x3"},{"name":"SZ_4","description":"512MB.","value":"0x4"}]}}},"CM7_CACR":{"name":"CM7_CACR","description":"L1 Cache Control Register","addressOffset":"0xF9C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"SIWT":{"name":"SIWT","description":"Shared cacheable-is-WT for data cache. Enables limited cache coherency usage.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SIWT_0","description":"Normal Cacheable Shared locations are treated as being Non-cacheable. Default mode of operation for Shared memory.","value":"0"},{"name":"SIWT_1","description":"Normal Cacheable shared locations are treated as Write-Through.","value":"0x1"}]},"ECCDIS":{"name":"ECCDIS","description":"Enables ECC in the instruction and data cache.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ECCDIS_0","description":"Enables ECC in the instruction and data cache.","value":"0"},{"name":"ECCDIS_1","description":"Disables ECC in the instruction and data cache.","value":"0x1"}]},"FORCEWT":{"name":"FORCEWT","description":"Enables Force Write-Through in the data cache.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"FORCEWT_0","description":"Disables Force Write-Through.","value":"0"},{"name":"FORCEWT_1","description":"Enables Force Write-Through. All Cacheable memory regions are treated as Write-Through.","value":"0x1"}]}}},"CM7_AHBSCR":{"name":"CM7_AHBSCR","description":"AHB Slave Control Register","addressOffset":"0xFA0","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"CTL":{"name":"CTL","description":"AHBS prioritization control.","bitOffset":0,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"CTL_0","description":"AHBS access priority demoted. This is the reset value.","value":"0"},{"name":"CTL_1","description":"Software access priority demoted.","value":"0x1"},{"name":"CTL_2","description":"AHBS access priority demoted by initializing the fairness counter to the CM7_AHBSCR[INITCOUNT] value when the software execution priority is higher than or equal to the threshold level programed in CM7_AHBSCR[TPRI].","value":"0x2"},{"name":"CTL_3","description":"AHBSPRI signal has control of access priority.","value":"0x3"}]},"TPRI":{"name":"TPRI","description":"Threshold execution priority for AHBS traffic demotion.","bitOffset":2,"bitWidth":9,"access":"read-write","enumeratedValues":[]},"INITCOUNT":{"name":"INITCOUNT","description":"Fairness counter initialization value.","bitOffset":11,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"CM7_ABFSR":{"name":"CM7_ABFSR","description":"Auxiliary Bus Fault Status Register","addressOffset":"0xFA8","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"ITCM":{"name":"ITCM","description":"Asynchronous fault on ITCM interface.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DTCM":{"name":"DTCM","description":"Asynchronous fault on DTCM interface.","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AHBP":{"name":"AHBP","description":"Asynchronous fault on AHBP interface.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AXIM":{"name":"AXIM","description":"Asynchronous fault on AXIM interface.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"EPPB":{"name":"EPPB","description":"Asynchronous fault on EPPB interface.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"AXIMTYPE":{"name":"AXIMTYPE","description":"Indicates the type of fault on the AXIM interface. Only valid when AXIM is 1.","bitOffset":8,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"AXIMTYPE_0","description":"OKAY.","value":"0"},{"name":"AXIMTYPE_1","description":"EXOKAY.","value":"0x1"},{"name":"AXIMTYPE_2","description":"SLVERR.","value":"0x2"},{"name":"AXIMTYPE_3","description":"DECERR.","value":"0x3"}]}}}},"derivedFrom":null}