library verilog;
use verilog.vl_types.all;
entity top is
    generic(
        simulation_cycle: integer := 100
    );
end top;
