Analysis & Synthesis report for DE2_D5M
Tue Jan 27 16:38:12 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |DE2_D5M|I2C_AV_Config:I2C|mSetup_ST
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 17. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated
 18. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p
 19. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 20. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp
 21. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram
 22. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 23. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr
 24. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp
 25. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp
 26. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 27. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 28. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp
 29. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp
 30. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 31. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 32. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated
 34. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p
 35. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 36. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp
 37. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram
 38. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 39. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr
 40. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp
 41. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp
 42. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 43. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 44. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp
 45. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp
 46. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 47. Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 48. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 49. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated
 50. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p
 51. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 52. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp
 53. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram
 54. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 55. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr
 56. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp
 57. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp
 58. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 59. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 60. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp
 61. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp
 62. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 63. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 64. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 65. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated
 66. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p
 67. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p
 68. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp
 69. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram
 70. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14
 71. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr
 72. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp
 73. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp
 74. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
 75. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18
 76. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp
 77. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp
 78. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 79. Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22
 80. Parameter Settings for User Entity Instance: VGA_Controller:u1
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7
 82. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component
 83. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1
 84. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1
 85. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1
 86. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 87. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 89. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 90. Parameter Settings for User Entity Instance: I2C_AV_Config:I2C
 91. Partition Dependent Files
 92. Partition "sld_hub:auto_hub" Resource Utilization by Entity
 93. Multiplexer Restructuring Statistics (Restructuring Performed)
 94. Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity
 95. Registers Removed During Synthesis
 96. Multiplexer Restructuring Statistics (Restructuring Performed)
 97. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 98. Port Connectivity Checks: "I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller"
 99. Port Connectivity Checks: "I2C_AV_Config:I2C"
100. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2"
101. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"
102. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2"
103. Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"
104. Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
105. Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"
106. Port Connectivity Checks: "Sdram_Control_4Port:u7"
107. Port Connectivity Checks: "CMOS_Capture:CMOS"
108. Port Connectivity Checks: "Reset_Delay:u2"
109. Port Connectivity Checks: "VGA_Controller:u1"
110. SignalTap II Logic Analyzer Settings
111. Elapsed Time Per Partition
112. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 27 16:38:12 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_D5M                                          ;
; Top-level Entity Name              ; DE2_D5M                                          ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896C6       ;                    ;
; Top-level entity name                                                      ; DE2_D5M            ; DE2_D5M            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; I2C_AV_Config.v                           ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/I2C_AV_Config.v                                           ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/Sdram_Control_4Port/command.v                             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/Sdram_Control_4Port/control_interface.v                   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/Sdram_Control_4Port/sdr_data_path.v                       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Control_4Port.v                 ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User File                    ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_Params.h                        ;         ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v                           ;         ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v                       ;         ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v                       ;         ;
; V/VGA_Param.h                             ; yes             ; User File                    ; C:/altera/OV7670_VGA/V/VGA_Param.h                                             ;         ;
; V/Reset_Delay.v                           ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/V/Reset_Delay.v                                           ;         ;
; V/VGA_Controller.v                        ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/V/VGA_Controller.v                                        ;         ;
; DE2_D5M.v                                 ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/DE2_D5M.v                                                 ;         ;
; CMOS_Capture.v                            ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/CMOS_Capture.v                                            ;         ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/altera/OV7670_VGA/I2C_Controller.v                                          ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal130.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf                   ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc            ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc                 ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc               ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc                  ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;         ;
; db/dcfifo_e5o1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dcfifo_e5o1.tdf                                        ;         ;
; db/a_gray2bin_kdb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/a_gray2bin_kdb.tdf                                     ;         ;
; db/a_graycounter_o96.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/a_graycounter_o96.tdf                                  ;         ;
; db/a_graycounter_fgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/a_graycounter_fgc.tdf                                  ;         ;
; db/a_graycounter_egc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/a_graycounter_egc.tdf                                  ;         ;
; db/altsyncram_1l81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/altsyncram_1l81.tdf                                    ;         ;
; db/altsyncram_drg1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/altsyncram_drg1.tdf                                    ;         ;
; db/dffpipe_ngh.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dffpipe_ngh.tdf                                        ;         ;
; db/dffpipe_kec.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dffpipe_kec.tdf                                        ;         ;
; db/alt_synch_pipe_rdb.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/alt_synch_pipe_rdb.tdf                                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dffpipe_pe9.tdf                                        ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dffpipe_oe9.tdf                                        ;         ;
; db/alt_synch_pipe_vd8.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/alt_synch_pipe_vd8.tdf                                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/dffpipe_qe9.tdf                                        ;         ;
; db/cmpr_536.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cmpr_536.tdf                                           ;         ;
; sld_signaltap.vhd                         ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd                       ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; sld_mbpmg.vhd                             ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_ss14.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/altsyncram_ss14.tdf                                    ;         ;
; db/altsyncram_4hq1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/altsyncram_4hq1.tdf                                    ;         ;
; altdpram.tdf                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_9oc.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/mux_9oc.tdf                                            ;         ;
; lpm_decode.tdf                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_rqf.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/decode_rqf.tdf                                         ;         ;
; lpm_counter.tdf                           ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; cmpconst.inc                              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_4ci.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cntr_4ci.tdf                                           ;         ;
; db/cmpr_acc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cmpr_acc.tdf                                           ;         ;
; db/cntr_u4j.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cntr_u4j.tdf                                           ;         ;
; db/cntr_sbi.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cntr_sbi.tdf                                           ;         ;
; db/cmpr_9cc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cmpr_9cc.tdf                                           ;         ;
; db/cntr_gui.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cntr_gui.tdf                                           ;         ;
; db/cmpr_5cc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/altera/OV7670_VGA/db/cmpr_5cc.tdf                                           ;         ;
; sld_rom_sr.vhd                            ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                               ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                          ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1  ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2  ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL       ; 9.0     ; N/A          ; N/A          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1      ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1 ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2 ; C:/altera/OV7670_VGA/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------------------------+
; Partition Status Summary                                               ;
+--------------------------------+-------------+-------------------------+
; Partition Name                 ; Synthesized ; Reason                  ;
+--------------------------------+-------------+-------------------------+
; Top                            ; yes         ; Dependent files changed ;
; sld_hub:auto_hub               ; yes         ; Parameters changed      ;
; sld_signaltap:auto_signaltap_0 ; no          ; No relevant changes     ;
+--------------------------------+-------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                 ;
+-------------------+-----------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy         ; File Name       ; Relative Location ; Change   ; Old                              ; New                              ;
+-------------------+-----------------+-------------------+----------+----------------------------------+----------------------------------+
; I2C_AV_Config:I2C ; I2C_AV_Config.v ; Project Directory ; Checksum ; 68f22cd766ca8fc8b9aaa21af2eaa00f ; bafba53c86ad7b2981410e20bab54a5a ;
+-------------------+-----------------+-------------------+----------+----------------------------------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_D5M                                         ; 1056 (4)          ; 613 (11)     ; 24576       ; 0            ; 0       ; 0         ; 17   ; 0            ; |DE2_D5M                                                                                                                                                           ; work         ;
;    |CMOS_Capture:CMOS|                           ; 21 (21)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|CMOS_Capture:CMOS                                                                                                                                         ; work         ;
;    |I2C_AV_Config:I2C|                           ; 454 (342)         ; 48 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|I2C_AV_Config:I2C                                                                                                                                         ; work         ;
;       |I2C_Controller:u_I2C_Controller|          ; 112 (112)         ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller                                                                                                         ; work         ;
;    |Reset_Delay:u2|                              ; 47 (47)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Reset_Delay:u2                                                                                                                                            ; work         ;
;    |Sdram_Control_4Port:u7|                      ; 462 (146)         ; 439 (104)    ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7                                                                                                                                    ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1                                                                                                               ; work         ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                       ; work         ;
;       |Sdram_RD_FIFO:read_fifo1|                 ; 85 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1                                                                                                           ; work         ;
;          |dcfifo:dcfifo_component|               ; 85 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                   ; work         ;
;             |dcfifo_e5o1:auto_generated|         ; 85 (14)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated                                                        ; work         ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                        ; work         ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                        ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp                             ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p                            ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                             ; work         ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18       ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                             ; work         ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22       ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram                               ; work         ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14  ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|cmpr_536:rdempty_eq_comp                               ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|cmpr_536:wrfull_eq_comp                                ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr                                     ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp                                     ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp                                     ; work         ;
;       |Sdram_WR_FIFO:write_fifo1|                ; 87 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 87 (0)            ; 108 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_e5o1:auto_generated|         ; 87 (15)           ; 108 (21)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated                                                       ; work         ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                       ; work         ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                       ; work         ;
;                |a_graycounter_egc:wrptr_gp|      ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp                            ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 21 (21)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |alt_synch_pipe_rdb:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                            ; work         ;
;                   |dffpipe_pe9:dffpipe18|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18      ; work         ;
;                |alt_synch_pipe_vd8:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                            ; work         ;
;                   |dffpipe_qe9:dffpipe22|        ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22      ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ; work         ;
;                |cmpr_536:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|cmpr_536:rdempty_eq_comp                              ; work         ;
;                |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|cmpr_536:wrfull_eq_comp                               ; work         ;
;                |dffpipe_kec:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp                                    ; work         ;
;                |dffpipe_kec:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp                                    ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;       |Sdram_WR_FIFO:write_fifo2|                ; 20 (0)            ; 16 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2                                                                                                          ; work         ;
;          |dcfifo:dcfifo_component|               ; 20 (0)            ; 16 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                  ; work         ;
;             |dcfifo_e5o1:auto_generated|         ; 20 (2)            ; 16 (1)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated                                                       ; work         ;
;                |a_graycounter_o96:rdptr_g1p|     ; 18 (18)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p                           ; work         ;
;                |altsyncram_1l81:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram                              ; work         ;
;                   |altsyncram_drg1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ; work         ;
;                |dffpipe_ngh:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr                                    ; work         ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|command:command1                                                                                                                   ; work         ;
;       |control_interface:control1|               ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1                                                                                                         ; work         ;
;    |VGA_Controller:u1|                           ; 68 (68)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|VGA_Controller:u1                                                                                                                                         ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |DE2_D5M|I2C_AV_Config:I2C|mSetup_ST      ;
+--------------+--------------+--------------+--------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01 ;
+--------------+--------------+--------------+--------------+
; mSetup_ST.00 ; 0            ; 0            ; 0            ;
; mSetup_ST.01 ; 1            ; 0            ; 1            ;
; mSetup_ST.10 ; 1            ; 1            ; 0            ;
+--------------+--------------+--------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; I2C_AV_Config:I2C|LUT_DATA[1]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[0]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[15]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[13]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[12]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[14]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[11]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[10]                      ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[9]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[8]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[7]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[6]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[4]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[3]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[5]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; I2C_AV_Config:I2C|LUT_DATA[2]                       ; I2C_AV_Config:I2C|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9]     ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|p0addr                                                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0..9]                                                   ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0..9]  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0..9]  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0..9]                     ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity5                             ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                       ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[0..9]                                          ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0..9]                    ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                            ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                      ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                      ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u7|command:command1|CKE                                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|CKE                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0..8]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0..8]                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9]                                   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9]                                  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u7|rWR1_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u7|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u7|rWR2_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u7|rWR2_ADDR[22]                       ;
; Sdram_Control_4Port:u7|rRD1_ADDR[0..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u7|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u7|rRD2_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u7|rRD2_ADDR[22]                       ;
; Sdram_Control_4Port:u7|mLENGTH[0..6]                                                                                                                               ; Merged with Sdram_Control_4Port:u7|mLENGTH[7]                          ;
; Sdram_Control_4Port:u7|mADDR[0..6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u7|mADDR[7]                            ;
; Sdram_Control_4Port:u7|control_interface:control1|SADDR[0..6]                                                                                                      ; Merged with Sdram_Control_4Port:u7|control_interface:control1|SADDR[7] ;
; Sdram_Control_4Port:u7|rWR1_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rWR2_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD1_ADDR[7]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|rRD2_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|mLENGTH[7]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|mADDR[7]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|control_interface:control1|SADDR[7]                                                                                                         ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0..8]                               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2..9]                     ; Stuck at GND due to stuck port clock_enable                            ;
; Total Number of Removed Registers = 303                                                                                                                            ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[5],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[4],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[3],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[2],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[1],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[5],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[4],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[3],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[2],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[1],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp|dffe17a[0]                                ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[0],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[8],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[7],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[6],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[5],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[4],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[3],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[2],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1,                    ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[1],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[0]                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[9],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[8],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[7],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[6],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[5],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[4],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[3],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[2],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe21a[1],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp|dffe21a[9],                                ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|mLENGTH[7], Sdram_Control_4Port:u7|mADDR[7],                                                                                              ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[7],                                                                                                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|WR_MASK[1], Sdram_Control_4Port:u7|RD_MASK[1],                                                                                            ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0],                     ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11,                          ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|mLENGTH[8]                                                                                                                                ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2,                    ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                     ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe17a[0]                                ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[1]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[2]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[3]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[4]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[5]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[6]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[7]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[7],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[7]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[8]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[9]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[9],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[9]                                            ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|p0addr                                                       ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[0],                     ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                 ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]   ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0],  ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]   ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[4], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[4]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[8], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[8]  ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0],  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[0]                                            ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[6], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[6]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[5], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[5]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[3], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[3]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[2], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[2]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[1], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[1]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a[0], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18|dffe20a[0]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]  ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[9]                     ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a2                     ;
;                                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[3]                     ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0                     ;
;                                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]  ;
; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[7]                     ; Stuck at GND              ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a1                     ;
;                                                                                                                                                                 ; due to stuck port clock   ;                                                                                                                                                                  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]  ;
; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6] ; Lost Fanouts              ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]  ;
; Sdram_Control_4Port:u7|command:command1|CKE                                                                                                                     ; Stuck at VCC              ; Sdram_Control_4Port:u7|CKE                                                                                                                                       ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|command:command1|SA[11]                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|mADDR[21]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1|timer[9]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|command:command1|command_delay[3]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_D5M|CMOS_Capture:CMOS|Pre_CMOS_iDATA[0]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_D5M|I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[2] ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|rWR1_ADDR[11]                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|rRD1_ADDR[16]                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|command:command1|rp_shift[0]             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|CMD[0]                                   ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_D5M|Sdram_Control_4Port:u7|ST[3]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                         ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                          ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                             ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                              ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                       ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                        ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                        ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                         ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                   ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                                                             ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                            ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                             ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; Parameter Name                ; Value                       ; Type                                               ;
+-------------------------------+-----------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                        ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                                            ;
; LOCK_HIGH                     ; 1                           ; Untyped                                            ;
; LOCK_LOW                      ; 1                           ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                                            ;
; SKIP_VCO                      ; OFF                         ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                                            ;
; BANDWIDTH                     ; 0                           ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                           ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 2                           ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                           ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -3000                       ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                           ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                                            ;
; VCO_MIN                       ; 0                           ; Untyped                                            ;
; VCO_MAX                       ; 0                           ; Untyped                                            ;
; VCO_CENTER                    ; 0                           ; Untyped                                            ;
; PFD_MIN                       ; 0                           ; Untyped                                            ;
; PFD_MAX                       ; 0                           ; Untyped                                            ;
; M_INITIAL                     ; 0                           ; Untyped                                            ;
; M                             ; 0                           ; Untyped                                            ;
; N                             ; 1                           ; Untyped                                            ;
; M2                            ; 1                           ; Untyped                                            ;
; N2                            ; 1                           ; Untyped                                            ;
; SS                            ; 1                           ; Untyped                                            ;
; C0_HIGH                       ; 0                           ; Untyped                                            ;
; C1_HIGH                       ; 0                           ; Untyped                                            ;
; C2_HIGH                       ; 0                           ; Untyped                                            ;
; C3_HIGH                       ; 0                           ; Untyped                                            ;
; C4_HIGH                       ; 0                           ; Untyped                                            ;
; C5_HIGH                       ; 0                           ; Untyped                                            ;
; C6_HIGH                       ; 0                           ; Untyped                                            ;
; C7_HIGH                       ; 0                           ; Untyped                                            ;
; C8_HIGH                       ; 0                           ; Untyped                                            ;
; C9_HIGH                       ; 0                           ; Untyped                                            ;
; C0_LOW                        ; 0                           ; Untyped                                            ;
; C1_LOW                        ; 0                           ; Untyped                                            ;
; C2_LOW                        ; 0                           ; Untyped                                            ;
; C3_LOW                        ; 0                           ; Untyped                                            ;
; C4_LOW                        ; 0                           ; Untyped                                            ;
; C5_LOW                        ; 0                           ; Untyped                                            ;
; C6_LOW                        ; 0                           ; Untyped                                            ;
; C7_LOW                        ; 0                           ; Untyped                                            ;
; C8_LOW                        ; 0                           ; Untyped                                            ;
; C9_LOW                        ; 0                           ; Untyped                                            ;
; C0_INITIAL                    ; 0                           ; Untyped                                            ;
; C1_INITIAL                    ; 0                           ; Untyped                                            ;
; C2_INITIAL                    ; 0                           ; Untyped                                            ;
; C3_INITIAL                    ; 0                           ; Untyped                                            ;
; C4_INITIAL                    ; 0                           ; Untyped                                            ;
; C5_INITIAL                    ; 0                           ; Untyped                                            ;
; C6_INITIAL                    ; 0                           ; Untyped                                            ;
; C7_INITIAL                    ; 0                           ; Untyped                                            ;
; C8_INITIAL                    ; 0                           ; Untyped                                            ;
; C9_INITIAL                    ; 0                           ; Untyped                                            ;
; C0_MODE                       ; BYPASS                      ; Untyped                                            ;
; C1_MODE                       ; BYPASS                      ; Untyped                                            ;
; C2_MODE                       ; BYPASS                      ; Untyped                                            ;
; C3_MODE                       ; BYPASS                      ; Untyped                                            ;
; C4_MODE                       ; BYPASS                      ; Untyped                                            ;
; C5_MODE                       ; BYPASS                      ; Untyped                                            ;
; C6_MODE                       ; BYPASS                      ; Untyped                                            ;
; C7_MODE                       ; BYPASS                      ; Untyped                                            ;
; C8_MODE                       ; BYPASS                      ; Untyped                                            ;
; C9_MODE                       ; BYPASS                      ; Untyped                                            ;
; C0_PH                         ; 0                           ; Untyped                                            ;
; C1_PH                         ; 0                           ; Untyped                                            ;
; C2_PH                         ; 0                           ; Untyped                                            ;
; C3_PH                         ; 0                           ; Untyped                                            ;
; C4_PH                         ; 0                           ; Untyped                                            ;
; C5_PH                         ; 0                           ; Untyped                                            ;
; C6_PH                         ; 0                           ; Untyped                                            ;
; C7_PH                         ; 0                           ; Untyped                                            ;
; C8_PH                         ; 0                           ; Untyped                                            ;
; C9_PH                         ; 0                           ; Untyped                                            ;
; L0_HIGH                       ; 1                           ; Untyped                                            ;
; L1_HIGH                       ; 1                           ; Untyped                                            ;
; G0_HIGH                       ; 1                           ; Untyped                                            ;
; G1_HIGH                       ; 1                           ; Untyped                                            ;
; G2_HIGH                       ; 1                           ; Untyped                                            ;
; G3_HIGH                       ; 1                           ; Untyped                                            ;
; E0_HIGH                       ; 1                           ; Untyped                                            ;
; E1_HIGH                       ; 1                           ; Untyped                                            ;
; E2_HIGH                       ; 1                           ; Untyped                                            ;
; E3_HIGH                       ; 1                           ; Untyped                                            ;
; L0_LOW                        ; 1                           ; Untyped                                            ;
; L1_LOW                        ; 1                           ; Untyped                                            ;
; G0_LOW                        ; 1                           ; Untyped                                            ;
; G1_LOW                        ; 1                           ; Untyped                                            ;
; G2_LOW                        ; 1                           ; Untyped                                            ;
; G3_LOW                        ; 1                           ; Untyped                                            ;
; E0_LOW                        ; 1                           ; Untyped                                            ;
; E1_LOW                        ; 1                           ; Untyped                                            ;
; E2_LOW                        ; 1                           ; Untyped                                            ;
; E3_LOW                        ; 1                           ; Untyped                                            ;
; L0_INITIAL                    ; 1                           ; Untyped                                            ;
; L1_INITIAL                    ; 1                           ; Untyped                                            ;
; G0_INITIAL                    ; 1                           ; Untyped                                            ;
; G1_INITIAL                    ; 1                           ; Untyped                                            ;
; G2_INITIAL                    ; 1                           ; Untyped                                            ;
; G3_INITIAL                    ; 1                           ; Untyped                                            ;
; E0_INITIAL                    ; 1                           ; Untyped                                            ;
; E1_INITIAL                    ; 1                           ; Untyped                                            ;
; E2_INITIAL                    ; 1                           ; Untyped                                            ;
; E3_INITIAL                    ; 1                           ; Untyped                                            ;
; L0_MODE                       ; BYPASS                      ; Untyped                                            ;
; L1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G0_MODE                       ; BYPASS                      ; Untyped                                            ;
; G1_MODE                       ; BYPASS                      ; Untyped                                            ;
; G2_MODE                       ; BYPASS                      ; Untyped                                            ;
; G3_MODE                       ; BYPASS                      ; Untyped                                            ;
; E0_MODE                       ; BYPASS                      ; Untyped                                            ;
; E1_MODE                       ; BYPASS                      ; Untyped                                            ;
; E2_MODE                       ; BYPASS                      ; Untyped                                            ;
; E3_MODE                       ; BYPASS                      ; Untyped                                            ;
; L0_PH                         ; 0                           ; Untyped                                            ;
; L1_PH                         ; 0                           ; Untyped                                            ;
; G0_PH                         ; 0                           ; Untyped                                            ;
; G1_PH                         ; 0                           ; Untyped                                            ;
; G2_PH                         ; 0                           ; Untyped                                            ;
; G3_PH                         ; 0                           ; Untyped                                            ;
; E0_PH                         ; 0                           ; Untyped                                            ;
; E1_PH                         ; 0                           ; Untyped                                            ;
; E2_PH                         ; 0                           ; Untyped                                            ;
; E3_PH                         ; 0                           ; Untyped                                            ;
; M_PH                          ; 0                           ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                          ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                          ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                          ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                          ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                          ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                           ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                           ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                  ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                   ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                                            ;
; CBXI_PARAMETER                ; NOTHING                     ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                                            ;
; WIDTH_CLOCK                   ; 6                           ; Untyped                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone II                  ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                                     ;
+-------------------------------+-----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_e5o1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                          ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                       ;
; CBXI_PARAMETER          ; dcfifo_e5o1 ; Untyped                                                                       ;
+-------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_e5o1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                      ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                      ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                      ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                      ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                      ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                      ;
; CBXI_PARAMETER          ; dcfifo_e5o1 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:I2C ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; LUT_SIZE       ; 168      ; Signed Integer                     ;
; CLK_Freq       ; 25000000 ; Signed Integer                     ;
; I2C_Freq       ; 10000    ; Signed Integer                     ;
; Read_DATA      ; 0        ; Signed Integer                     ;
; SET_OV7670     ; 2        ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                     ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; File                                        ; Location           ; Library ; Checksum                         ;
+---------------------------------------------+--------------------+---------+----------------------------------+
; libraries/megafunctions/a_fefifo.inc        ; Quartus II Install ; work    ; 05a44f50e786a1d286adceb227096b9f ;
; libraries/megafunctions/a_gray2bin.inc      ; Quartus II Install ; work    ; 7e4b761bbeb1a382a47a02f89c03e13e ;
; libraries/megafunctions/a_graycounter.inc   ; Quartus II Install ; work    ; c8eabdd6f8e7d384595a15fec5005aa8 ;
; libraries/megafunctions/aglobal130.inc      ; Quartus II Install ; work    ; 6fc5170a475a9c6f00c3fd7627b30d31 ;
; libraries/megafunctions/alt_sync_fifo.inc   ; Quartus II Install ; work    ; a019bef5b10e73079dfab915daa2a6c4 ;
; libraries/megafunctions/altdpram.inc        ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a26300 ;
; libraries/megafunctions/altpll.tdf          ; Quartus II Install ; work    ; f8c6da9aeecfb4ea26e5731664857545 ;
; libraries/megafunctions/altsyncram_fifo.inc ; Quartus II Install ; work    ; 04b2b21790828d0d59a04a16f08af58b ;
; libraries/megafunctions/cycloneii_pll.inc   ; Quartus II Install ; work    ; c2ee779f089b03bc181df753ea85b3ef ;
; libraries/megafunctions/dcfifo.tdf          ; Quartus II Install ; work    ; 51589cc24d442a457ee690b38ab677de ;
; libraries/megafunctions/dffpipe.inc         ; Quartus II Install ; work    ; 5471cd80ee441dd293de0ca0963c9aa0 ;
; libraries/megafunctions/lpm_add_sub.inc     ; Quartus II Install ; work    ; 144a73b61081a2a03554ff5acc5e8842 ;
; libraries/megafunctions/lpm_compare.inc     ; Quartus II Install ; work    ; bbd3e8c93afb7320934629e5fb011566 ;
; libraries/megafunctions/lpm_counter.inc     ; Quartus II Install ; work    ; c5cfeeabc5f2ab60b3453f6abbc42b41 ;
; libraries/megafunctions/stratix_pll.inc     ; Quartus II Install ; work    ; a9a94c5b0e18105f7ae8c218a67ec9f7 ;
; libraries/megafunctions/stratixii_pll.inc   ; Quartus II Install ; work    ; 6797ab505ed700f1a221e4a213e106a6 ;
; CMOS_Capture.v                              ; Project Directory  ; work    ; 9e0c72975573989335c5a438bf1fec02 ;
; db/a_gray2bin_kdb.tdf                       ; Project Directory  ; work    ; 402ef2ac101eb97b9338ab31b8d8b90c ;
; db/a_graycounter_egc.tdf                    ; Project Directory  ; work    ; b3299e6009fe33613c620d1defc009c8 ;
; db/a_graycounter_fgc.tdf                    ; Project Directory  ; work    ; b650418269607c63b75cb68c07a34dcd ;
; db/a_graycounter_o96.tdf                    ; Project Directory  ; work    ; ccd21a3d905b220438a1359674dedfb0 ;
; db/alt_synch_pipe_rdb.tdf                   ; Project Directory  ; work    ; d5a50bd20b31e60dc745fd20111262b8 ;
; db/alt_synch_pipe_vd8.tdf                   ; Project Directory  ; work    ; 41263145a43b6b27ddba95dff029943a ;
; db/altsyncram_1l81.tdf                      ; Project Directory  ; work    ; 750bcff3f503223ed831de3c8bd28ccd ;
; db/altsyncram_drg1.tdf                      ; Project Directory  ; work    ; 11de5d889f4fbe5a8cc279516572614f ;
; db/cmpr_536.tdf                             ; Project Directory  ; work    ; 25f0962608c32e8128ecb468ed709d3b ;
; db/dcfifo_e5o1.tdf                          ; Project Directory  ; work    ; 39eaf39673052a3899ed271e6b4d085f ;
; db/dffpipe_kec.tdf                          ; Project Directory  ; work    ; 3a66c900145e314e5fe702a4021e3f0e ;
; db/dffpipe_ngh.tdf                          ; Project Directory  ; work    ; f8a325b0e323641997f4bc416989cf48 ;
; db/dffpipe_oe9.tdf                          ; Project Directory  ; work    ; 60387377da295c17fab59dd71d26343f ;
; db/dffpipe_pe9.tdf                          ; Project Directory  ; work    ; 369d401f225f4325efbc8517d5f7953f ;
; db/dffpipe_qe9.tdf                          ; Project Directory  ; work    ; 18503092ac6b93a22449aa733f93a16d ;
; DE2_D5M.v                                   ; Project Directory  ; work    ; 2af637fc081e16814c0d31057188c310 ;
; I2C_AV_Config.v                             ; Project Directory  ; work    ; bafba53c86ad7b2981410e20bab54a5a ;
; I2C_Controller.v                            ; Project Directory  ; work    ; 5062006dd27bd0f52c9adbd653f5e389 ;
; Sdram_Control_4Port/command.v               ; Project Directory  ; work    ; 790aedc0d812a41c9cf37e484a8842ce ;
; Sdram_Control_4Port/control_interface.v     ; Project Directory  ; work    ; fe1ee9d03b875a525e5f2a5c516d5934 ;
; Sdram_Control_4Port/sdr_data_path.v         ; Project Directory  ; work    ; cce7d6dbdc1b4d8cb946b456191fc65f ;
; Sdram_Control_4Port/Sdram_Control_4Port.v   ; Project Directory  ; work    ; bc8ab2866e568e14f9ce32b80c2baaac ;
; Sdram_Control_4Port/Sdram_Params.h          ; Project Directory  ; work    ; 625599f965a889cf34497649a6d284d8 ;
; Sdram_Control_4Port/Sdram_PLL.v             ; Project Directory  ; work    ; 854933a72fdf7b645f1a6e3ec3a296cc ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v         ; Project Directory  ; work    ; 1ff630e61cfc03dc52bcbd5af8d0a67e ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v         ; Project Directory  ; work    ; c1b7f488be4fb0c9bb1429ac61c1d545 ;
; V/Reset_Delay.v                             ; Project Directory  ; work    ; 9b4313e86b5c0d70b495bcdfa534918f ;
; V/VGA_Controller.v                          ; Project Directory  ; work    ; 5a82270c6bb50618cbadeed97b855b67 ;
; V/VGA_Param.h                               ; Project Directory  ; work    ; b4f42ba795bd5b1786cd87ebe459a09b ;
+---------------------------------------------+--------------------+---------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_hub:auto_hub" Resource Utilization by Entity                                                                                                                                                                                                                        ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |DE2_D5M                                             ; 118 (0)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                ; 118 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_hub:auto_hub                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst| ; 117 (79)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                   ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2_D5M|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition "sld_signaltap:auto_signaltap_0" Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_D5M                                                                                                ; 418 (0)           ; 865 (0)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 418 (1)           ; 865 (96)     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 417 (0)           ; 769 (0)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 417 (20)          ; 769 (226)    ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 25 (0)            ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_9oc:auto_generated|                                                              ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_9oc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ss14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated                                                                                                                                           ; work         ;
;                   |altsyncram_4hq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ss14:auto_generated|altsyncram_4hq1:altsyncram1                                                                                                               ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 88 (88)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 114 (1)           ; 256 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 96 (0)            ; 240 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 96 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 17 (17)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 134 (11)          ; 117 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_4ci:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 11 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_u4j:auto_generated|                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u4j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 48 (48)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 23 (23)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                       ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                   ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                            ;
; Total Number of Removed Registers = 23                                                                                                                                                  ;                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_D5M|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                              ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                     ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                             ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                 ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_data_bits                                   ; 48                                                                                                                                                                        ; Untyped        ;
; sld_trigger_bits                                ; 48                                                                                                                                                                        ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                        ; Signed Integer ;
; sld_node_crc_hiword                             ; 16113                                                                                                                                                                     ; Untyped        ;
; sld_node_crc_loword                             ; 62510                                                                                                                                                                     ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_sample_depth                                ; 2048                                                                                                                                                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                                                                                                                                                      ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                      ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                      ; String         ;
; sld_inversion_mask_length                       ; 169                                                                                                                                                                       ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                         ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller"                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                      ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; I2C_WDATA[21..18] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; I2C_WDATA[23]     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; I2C_WDATA[22]     ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; I2C_WDATA[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; I2C_WDATA[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; I2C_RDATA         ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "I2C_RDATA[7..1]" have no fanouts ;
; I2C_RDATA         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:I2C"                                                   ;
+-----------+---------+------------------+--------------------------------------------------------+
; Port      ; Type    ; Severity         ; Details                                                ;
+-----------+---------+------------------+--------------------------------------------------------+
; LUT_INDEX ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; I2C_RDATA ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-----------+---------+------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u7"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR1_ADDR[22..22]" will be connected to GND.                               ;
; WR1_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "RD1_ADDR[22..22]" will be connected to GND.                               ;
; RD1_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_DATA             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; CLK_18               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CMOS_Capture:CMOS"                                                                                                         ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type    ; Severity         ; Details                                                                                                  ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; MOS_RST_N     ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; CMOS_PWDN     ; Output  ; Info             ; Explicitly unconnected                                                                                   ;
; CMOS_FPS_DATA ; Output  ; Info             ; Explicitly unconnected                                                                                   ;
; CMOS_RST_N    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:u2"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; iRed[4..0]   ; Input ; Info     ; Stuck at GND ;
; iGreen[3..0] ; Input ; Info     ; Stuck at GND ;
; iBlue[4..0]  ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 48                  ; 48               ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:05     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 27 16:38:01 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_D5M -c DE2_D5M
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Warning (10275): Verilog HDL Module Instantiation warning at Sdram_Control_4Port.v(188): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file de2_d5m.v
    Info (12023): Found entity 1: DE2_D5M
Info (12021): Found 1 design units, including 1 entities, in source file cmos_capture.v
    Info (12023): Found entity 1: CMOS_Capture
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ov7670_config.v
    Info (12023): Found entity 1: I2C_OV7670_Config
Warning (10236): Verilog HDL Implicit Net warning at I2C_AV_Config.v(163): created implicit net for "I2C_RDATA"
Info (12127): Elaborating entity "DE2_D5M" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_D5M.v(166): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(104): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(167): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(193): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CMOS_Capture" for hierarchy "CMOS_Capture:CMOS"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(363): truncated value with size 32 to match size of target (10)
Warning (10034): Output port "CLK_18" at Sdram_Control_4Port.v(181) has no driver
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u7|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u7|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u7|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e5o1.tdf
    Info (12023): Found entity 1: dcfifo_e5o1
Info (12128): Elaborating entity "dcfifo_e5o1" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf
    Info (12023): Found entity 1: a_graycounter_fgc
Info (12128): Elaborating entity "a_graycounter_fgc" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_fgc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf
    Info (12023): Found entity 1: a_graycounter_egc
Info (12128): Elaborating entity "a_graycounter_egc" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf
    Info (12023): Found entity 1: altsyncram_1l81
Info (12128): Elaborating entity "altsyncram_1l81" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf
    Info (12023): Found entity 1: altsyncram_drg1
Info (12128): Elaborating entity "altsyncram_drg1" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf
    Info (12023): Found entity 1: dffpipe_ngh
Info (12128): Elaborating entity "dffpipe_ngh" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_ngh:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf
    Info (12023): Found entity 1: dffpipe_kec
Info (12128): Elaborating entity "dffpipe_kec" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rdb
Info (12128): Elaborating entity "alt_synch_pipe_rdb" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:I2C"
Warning (10270): Verilog HDL Case Statement warning at I2C_AV_Config.v(172): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at I2C_AV_Config.v(172): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[1]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[2]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[3]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[4]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[5]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[6]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[7]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[8]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[9]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[10]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[11]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[12]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[13]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[14]" at I2C_AV_Config.v(172)
Info (10041): Inferred latch for "LUT_DATA[15]" at I2C_AV_Config.v(172)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf
    Info (12023): Found entity 1: altsyncram_ss14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4hq1.tdf
    Info (12023): Found entity 1: altsyncram_4hq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf
    Info (12023): Found entity 1: cntr_4ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf
    Info (12023): Found entity 1: cntr_u4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 2 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12217): Partition "sld_hub:auto_hub" requires synthesis because there were changes made to the parameters on the partition's root instance
Info (12207): 1 design partition does not require synthesis
    Info (12229): Partition "sld_signaltap:auto_signaltap_0" does not require synthesis because there were no relevant design changes
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|q_a[15]"
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[7]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[7]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[4]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[7]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[6]
Warning (13012): Latch I2C_AV_Config:I2C|LUT_DATA[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal I2C_AV_Config:I2C|LUT_INDEX[7]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info (17049): 58 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 1411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 34 bidirectional pins
    Info (21061): Implemented 1270 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (21057): Implemented 201 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 145 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 541 megabytes
    Info: Processing ended: Tue Jan 27 16:38:12 2015
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


