$date
	Sun Oct 23 09:31:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#196963
b1110 !
1"
#196966
b1110 &
b1110 %
1$
#196967
0"
#196970
b111 &
b111 %
#196974
b10110 &
b10110 %
#196978
b1011 &
b1011 %
#196982
b100010 &
b100010 %
#196986
b10001 &
b10001 %
#196990
b110100 &
b110100 %
#196994
b11010 &
b11010 %
#196998
b1101 &
b1101 %
#197002
b101000 &
b101000 %
#197006
b10100 &
b10100 %
#197010
b1010 &
b1010 %
#197014
b101 &
b101 %
#197018
b10000 &
b10000 %
#197022
b1000 &
b1000 %
#197026
b100 &
b100 %
#197030
b10 &
b10 %
#197034
b1 &
b1 %
1#
#197038
b0 &
0#
b0 %
0$
#1272747
b10100 !
1"
#1272750
b10100 &
b10100 %
1$
#1272751
0"
#1272754
b1010 &
b1010 %
#1272758
b101 &
b101 %
#1272762
b10000 &
b10000 %
#1272766
b1000 &
b1000 %
#1272770
b100 &
b100 %
#1272774
b10 &
b10 %
#1272778
b1 &
b1 %
1#
#1272782
b0 &
0#
b0 %
0$
#2225627
b110 !
1"
#2225630
b110 &
b110 %
1$
#2225631
0"
#2225634
b11 &
b11 %
#2225638
b1010 &
b1010 %
#2225642
b101 &
b101 %
#2225646
b10000 &
b10000 %
#2225650
b1000 &
b1000 %
#2225654
b100 &
b100 %
#2225658
b10 &
b10 %
#2225662
b1 &
1#
b1 %
#2225666
b0 &
b0 %
0#
0$
#4500012
