 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : SeqMult
Version: G-2012.06-SP2
Date   : Sat Dec 24 00:09:23 2016
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: P_reg_reg[12]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[12]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[12]/QN (DFFX1)                 0.20     124.20 f
  U984/QN (NOR2X0)                         0.10     124.30 r
  P_reg[12]/D (DFFX1)                      0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[12]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.52


  Startpoint: P_reg_reg[55]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[55] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[55]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[55]/QN (DFFX1)                 0.20     124.20 f
  U976/QN (NOR2X0)                         0.10     124.30 r
  P_reg[55]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[55]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[56]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[56] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[56]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[56]/QN (DFFX1)                 0.20     124.20 f
  U977/QN (NOR2X0)                         0.10     124.30 r
  P_reg[56]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[56]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[57]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[57] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[57]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[57]/QN (DFFX1)                 0.20     124.20 f
  U978/QN (NOR2X0)                         0.10     124.30 r
  P_reg[57]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[57]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[58]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[58] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[58]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[58]/QN (DFFX1)                 0.20     124.20 f
  U979/QN (NOR2X0)                         0.10     124.30 r
  P_reg[58]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[58]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[59]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[59] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[59]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[59]/QN (DFFX1)                 0.20     124.20 f
  U980/QN (NOR2X0)                         0.10     124.30 r
  P_reg[59]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[59]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[60]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[60] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[60]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[60]/QN (DFFX1)                 0.20     124.20 f
  U981/QN (NOR2X0)                         0.10     124.30 r
  P_reg[60]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[60]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[61]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[61] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[61]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[61]/QN (DFFX1)                 0.20     124.20 f
  U982/QN (NOR2X0)                         0.10     124.30 r
  P_reg[61]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[61]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[62]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[62] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[62]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[62]/QN (DFFX1)                 0.20     124.20 f
  U983/QN (NOR2X0)                         0.10     124.30 r
  P_reg[62]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[62]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[0]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[0]/QN (DFFX1)                  0.20     124.20 f
  U985/QN (NOR2X0)                         0.10     124.30 r
  P_reg[0]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[0]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[1]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[1]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[1]/QN (DFFX1)                  0.20     124.20 f
  U986/QN (NOR2X0)                         0.10     124.30 r
  P_reg[1]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[1]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[2]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[2]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[2]/QN (DFFX1)                  0.20     124.20 f
  U987/QN (NOR2X0)                         0.10     124.30 r
  P_reg[2]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[2]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[3]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[3]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[3]/QN (DFFX1)                  0.20     124.20 f
  U988/QN (NOR2X0)                         0.10     124.30 r
  P_reg[3]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[3]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[4]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[4]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[4]/QN (DFFX1)                  0.20     124.20 f
  U989/QN (NOR2X0)                         0.10     124.30 r
  P_reg[4]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[4]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[5]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[5]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[5]/QN (DFFX1)                  0.20     124.20 f
  U990/QN (NOR2X0)                         0.10     124.30 r
  P_reg[5]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[5]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[6]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[6]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[6]/QN (DFFX1)                  0.20     124.20 f
  U991/QN (NOR2X0)                         0.10     124.30 r
  P_reg[6]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[6]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[7]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[7]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[7]/QN (DFFX1)                  0.20     124.20 f
  U992/QN (NOR2X0)                         0.10     124.30 r
  P_reg[7]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[7]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[8]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[8]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[8]/QN (DFFX1)                  0.20     124.20 f
  U993/QN (NOR2X0)                         0.10     124.30 r
  P_reg[8]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[8]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[9]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[9]/CLK (DFFX1)                 0.00     124.00 r
  P_reg_reg[9]/QN (DFFX1)                  0.20     124.20 f
  U994/QN (NOR2X0)                         0.10     124.30 r
  P_reg[9]/D (DFFX1)                       0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[9]/CLK (DFFX1)                     0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[10]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[10]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[10]/QN (DFFX1)                 0.20     124.20 f
  U995/QN (NOR2X0)                         0.10     124.30 r
  P_reg[10]/D (DFFX1)                      0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[10]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[11]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[11]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[11]/QN (DFFX1)                 0.20     124.20 f
  U996/QN (NOR2X0)                         0.10     124.30 r
  P_reg[11]/D (DFFX1)                      0.03     124.34 r
  data arrival time                                 124.34

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[11]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.34
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[35]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[35] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[35]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[35]/QN (DFFX1)                 0.20     124.20 f
  U955/QN (NOR2X0)                         0.10     124.30 r
  P_reg[35]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[35]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[36]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[36] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[36]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[36]/QN (DFFX1)                 0.20     124.20 f
  U956/QN (NOR2X0)                         0.10     124.30 r
  P_reg[36]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[36]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[37]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[37] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[37]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[37]/QN (DFFX1)                 0.20     124.20 f
  U957/QN (NOR2X0)                         0.10     124.30 r
  P_reg[37]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[37]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[38]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[38] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[38]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[38]/QN (DFFX1)                 0.20     124.20 f
  U958/QN (NOR2X0)                         0.10     124.30 r
  P_reg[38]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[38]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[39]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[39] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[39]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[39]/QN (DFFX1)                 0.20     124.20 f
  U959/QN (NOR2X0)                         0.10     124.30 r
  P_reg[39]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[39]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[40]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[40] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[40]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[40]/QN (DFFX1)                 0.20     124.20 f
  U960/QN (NOR2X0)                         0.10     124.30 r
  P_reg[40]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[40]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[41]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[41] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[41]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[41]/QN (DFFX1)                 0.20     124.20 f
  U961/QN (NOR2X0)                         0.10     124.30 r
  P_reg[41]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[41]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[42]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[42] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[42]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[42]/QN (DFFX1)                 0.20     124.20 f
  U962/QN (NOR2X0)                         0.10     124.30 r
  P_reg[42]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[42]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[43]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[43] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[43]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[43]/QN (DFFX1)                 0.20     124.20 f
  U963/QN (NOR2X0)                         0.10     124.30 r
  P_reg[43]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[43]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[44]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[44] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[44]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[44]/QN (DFFX1)                 0.20     124.20 f
  U964/QN (NOR2X0)                         0.10     124.30 r
  P_reg[44]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[44]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[45]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[45] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[45]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[45]/QN (DFFX1)                 0.20     124.20 f
  U965/QN (NOR2X0)                         0.10     124.30 r
  P_reg[45]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[45]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[46]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[46] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[46]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[46]/QN (DFFX1)                 0.20     124.20 f
  U966/QN (NOR2X0)                         0.10     124.30 r
  P_reg[46]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[46]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[47]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[47] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[47]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[47]/QN (DFFX1)                 0.20     124.20 f
  U967/QN (NOR2X0)                         0.10     124.30 r
  P_reg[47]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[47]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[48]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[48] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[48]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[48]/QN (DFFX1)                 0.20     124.20 f
  U968/QN (NOR2X0)                         0.10     124.30 r
  P_reg[48]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[48]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[49]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[49] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[49]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[49]/QN (DFFX1)                 0.20     124.20 f
  U969/QN (NOR2X0)                         0.10     124.30 r
  P_reg[49]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[49]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[50]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[50] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[50]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[50]/QN (DFFX1)                 0.20     124.20 f
  U970/QN (NOR2X0)                         0.10     124.30 r
  P_reg[50]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[50]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[51]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[51] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[51]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[51]/QN (DFFX1)                 0.20     124.20 f
  U971/QN (NOR2X0)                         0.10     124.30 r
  P_reg[51]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[51]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[52]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[52] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[52]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[52]/QN (DFFX1)                 0.20     124.20 f
  U972/QN (NOR2X0)                         0.10     124.30 r
  P_reg[52]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[52]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[53]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[53] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[53]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[53]/QN (DFFX1)                 0.20     124.20 f
  U973/QN (NOR2X0)                         0.10     124.30 r
  P_reg[53]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[53]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[54]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[54] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[54]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[54]/QN (DFFX1)                 0.20     124.20 f
  U974/QN (NOR2X0)                         0.10     124.30 r
  P_reg[54]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[54]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[63]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[63]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[63]/QN (DFFX1)                 0.20     124.20 f
  U975/QN (NOR2X0)                         0.10     124.30 r
  P_reg[63]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[63]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[14]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[14]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[14]/QN (DFFX1)                 0.20     124.20 f
  U934/QN (NOR2X0)                         0.10     124.30 r
  P_reg[14]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[14]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[15]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[15]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[15]/QN (DFFX1)                 0.20     124.20 f
  U935/QN (NOR2X0)                         0.10     124.30 r
  P_reg[15]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[15]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[16]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[16]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[16]/QN (DFFX1)                 0.20     124.20 f
  U936/QN (NOR2X0)                         0.10     124.30 r
  P_reg[16]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[16]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[17]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[17]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[17]/QN (DFFX1)                 0.20     124.20 f
  U937/QN (NOR2X0)                         0.10     124.30 r
  P_reg[17]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[17]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[18]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[18]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[18]/QN (DFFX1)                 0.20     124.20 f
  U938/QN (NOR2X0)                         0.10     124.30 r
  P_reg[18]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[18]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[19]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[19]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[19]/QN (DFFX1)                 0.20     124.20 f
  U939/QN (NOR2X0)                         0.10     124.30 r
  P_reg[19]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[19]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[20]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[20]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[20]/QN (DFFX1)                 0.20     124.20 f
  U940/QN (NOR2X0)                         0.10     124.30 r
  P_reg[20]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[20]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[21]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[21] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[21]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[21]/QN (DFFX1)                 0.20     124.20 f
  U941/QN (NOR2X0)                         0.10     124.30 r
  P_reg[21]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[21]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[22] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[22]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[22]/QN (DFFX1)                 0.20     124.20 f
  U942/QN (NOR2X0)                         0.10     124.30 r
  P_reg[22]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[22]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[23]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[23]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[23]/QN (DFFX1)                 0.20     124.20 f
  U943/QN (NOR2X0)                         0.10     124.30 r
  P_reg[23]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[23]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[24]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[24]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[24]/QN (DFFX1)                 0.20     124.20 f
  U944/QN (NOR2X0)                         0.10     124.30 r
  P_reg[24]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[24]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[25]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[25]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[25]/QN (DFFX1)                 0.20     124.20 f
  U945/QN (NOR2X0)                         0.10     124.30 r
  P_reg[25]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[25]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[26]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[26]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[26]/QN (DFFX1)                 0.20     124.20 f
  U946/QN (NOR2X0)                         0.10     124.30 r
  P_reg[26]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[26]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[27]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[27]/QN (DFFX1)                 0.20     124.20 f
  U947/QN (NOR2X0)                         0.10     124.30 r
  P_reg[27]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[27]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[28]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[28]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[28]/QN (DFFX1)                 0.20     124.20 f
  U948/QN (NOR2X0)                         0.10     124.30 r
  P_reg[28]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[28]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[29]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[29]/QN (DFFX1)                 0.20     124.20 f
  U949/QN (NOR2X0)                         0.10     124.30 r
  P_reg[29]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[29]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[30]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[30]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[30]/QN (DFFX1)                 0.20     124.20 f
  U950/QN (NOR2X0)                         0.10     124.30 r
  P_reg[30]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[30]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[31]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[31]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[31]/QN (DFFX1)                 0.20     124.20 f
  U951/QN (NOR2X0)                         0.10     124.30 r
  P_reg[31]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[31]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[32]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[32] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[32]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[32]/QN (DFFX1)                 0.20     124.20 f
  U952/QN (NOR2X0)                         0.10     124.30 r
  P_reg[32]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[32]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[33]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[33] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[33]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[33]/QN (DFFX1)                 0.20     124.20 f
  U953/QN (NOR2X0)                         0.10     124.30 r
  P_reg[33]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[33]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[34]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[34] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[34]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[34]/QN (DFFX1)                 0.20     124.20 f
  U954/QN (NOR2X0)                         0.10     124.30 r
  P_reg[34]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[34]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.14     127.86
  data required time                                127.86
  -----------------------------------------------------------
  data required time                                127.86
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.53


  Startpoint: P_reg_reg[13]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)          124.00     124.00
  clock network delay (ideal)              0.00     124.00
  P_reg_reg[13]/CLK (DFFX1)                0.00     124.00 r
  P_reg_reg[13]/QN (DFFX1)                 0.20     124.20 f
  U997/QN (NOR2X0)                         0.10     124.30 r
  P_reg[13]/D (DFFX1)                      0.03     124.33 r
  data arrival time                                 124.33

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  P_reg[13]/CLK (DFFX1)                    0.00     128.00 r
  library setup time                      -0.13     127.87
  data required time                                127.87
  -----------------------------------------------------------
  data required time                                127.87
  data arrival time                                -124.33
  -----------------------------------------------------------
  slack (MET)                                         3.54


  Startpoint: P_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[0]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[0]/Q (DFFX1)                       0.31       0.31 f
  P[0] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[1]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[1]/Q (DFFX1)                       0.31       0.31 f
  P[1] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[2]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[2]/Q (DFFX1)                       0.31       0.31 f
  P[2] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[3]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[3]/Q (DFFX1)                       0.31       0.31 f
  P[3] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[4] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[4]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[4]/Q (DFFX1)                       0.31       0.31 f
  P[4] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[5] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[5]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[5]/Q (DFFX1)                       0.31       0.31 f
  P[5] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[6] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[6]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[6]/Q (DFFX1)                       0.31       0.31 f
  P[6] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[7] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[7]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[7]/Q (DFFX1)                       0.31       0.31 f
  P[7] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[8] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[8]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[8]/Q (DFFX1)                       0.31       0.31 f
  P[8] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[9] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[9]/CLK (DFFX1)                     0.00       0.00 r
  P_reg[9]/Q (DFFX1)                       0.31       0.31 f
  P[9] (out)                               0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[10] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[10]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[10]/Q (DFFX1)                      0.31       0.31 f
  P[10] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[11] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[11]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[11]/Q (DFFX1)                      0.31       0.31 f
  P[11] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[12] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[12]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[12]/Q (DFFX1)                      0.31       0.31 f
  P[12] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[13] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[13]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[13]/Q (DFFX1)                      0.31       0.31 f
  P[13] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[14] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[14]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[14]/Q (DFFX1)                      0.31       0.31 f
  P[14] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[15] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[15]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[15]/Q (DFFX1)                      0.31       0.31 f
  P[15] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[16] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[16]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[16]/Q (DFFX1)                      0.31       0.31 f
  P[16] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[17] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[17]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[17]/Q (DFFX1)                      0.31       0.31 f
  P[17] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[18] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[18]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[18]/Q (DFFX1)                      0.31       0.31 f
  P[18] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[19] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[19]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[19]/Q (DFFX1)                      0.31       0.31 f
  P[19] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[20] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[20]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[20]/Q (DFFX1)                      0.31       0.31 f
  P[20] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[21] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[21]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[21]/Q (DFFX1)                      0.31       0.31 f
  P[21] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[22] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[22]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[22]/Q (DFFX1)                      0.31       0.31 f
  P[22] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[23] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[23]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[23]/Q (DFFX1)                      0.31       0.31 f
  P[23] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[24] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[24]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[24]/Q (DFFX1)                      0.31       0.31 f
  P[24] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[25] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[25]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[25]/Q (DFFX1)                      0.31       0.31 f
  P[25] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[26] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[26]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[26]/Q (DFFX1)                      0.31       0.31 f
  P[26] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[27] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[27]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[27]/Q (DFFX1)                      0.31       0.31 f
  P[27] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[28] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[28]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[28]/Q (DFFX1)                      0.31       0.31 f
  P[28] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[29]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[29]/Q (DFFX1)                      0.31       0.31 f
  P[29] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[30] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[30]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[30]/Q (DFFX1)                      0.31       0.31 f
  P[30] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[31]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[31]/Q (DFFX1)                      0.31       0.31 f
  P[31] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[32] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[32]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[32]/Q (DFFX1)                      0.31       0.31 f
  P[32] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[33] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[33]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[33]/Q (DFFX1)                      0.31       0.31 f
  P[33] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[34] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[34]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[34]/Q (DFFX1)                      0.31       0.31 f
  P[34] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: P_reg[35] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  P_reg[35]/CLK (DFFX1)                    0.00       0.00 r
  P_reg[35]/Q (DFFX1)                      0.31       0.31 f
  P[35] (out)                              0.20       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                  128.00     128.00
  clock network delay (ideal)              0.00     128.00
  output external delay                   -0.50     127.50
  data required time                                127.50
  -----------------------------------------------------------
  data required time                                127.50
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                       126.99


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[62]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U358/QN (NAND2X0)                         0.10       2.67 r
  add_51_S2_aco/U195/QN (NAND2X0)                         0.09       2.76 f
  add_51_S2_aco/U121/Q (AO222X1)                          0.17       2.93 f
  add_51_S2_aco/U246/QN (NAND2X0)                         0.11       3.04 r
  add_51_S2_aco/U63/Q (XNOR3X1)                           0.23       3.26 r
  add_51_S2_aco/SUM[30] (SeqMult_DW01_add_3)              0.00       3.26 r
  sub_59_S2/B[61] (SeqMult_DW01_sub_8)                    0.00       3.26 r
  sub_59_S2/U271/QN (NOR2X0)                              0.13       3.39 f
  sub_59_S2/U74/QN (NAND2X0)                              0.12       3.51 r
  sub_59_S2/U73/Q (XOR2X1)                                0.19       3.70 r
  sub_59_S2/DIFF[62] (SeqMult_DW01_sub_8)                 0.00       3.70 r
  U1332/Q (AO222X1)                                       0.14       3.84 r
  P_reg_reg[62]/D (DFFX1)                                 0.03       3.87 r
  data arrival time                                                  3.87

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[62]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[60]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U254/Q (OR2X1)                            0.18       1.67 r
  add_51_S2_aco/U213/Q (AND3X1)                           0.16       1.83 r
  add_51_S2_aco/U150/QN (NAND4X0)                         0.11       1.95 f
  add_51_S2_aco/U138/Q (AND4X1)                           0.22       2.17 f
  add_51_S2_aco/U238/QN (NAND2X0)                         0.12       2.28 r
  add_51_S2_aco/U75/QN (NAND2X0)                          0.09       2.38 f
  add_51_S2_aco/U272/QN (NAND2X0)                         0.11       2.48 r
  add_51_S2_aco/U7/Q (XOR2X2)                             0.24       2.73 f
  add_51_S2_aco/SUM[21] (SeqMult_DW01_add_3)              0.00       2.73 f
  sub_59_S2/B[52] (SeqMult_DW01_sub_8)                    0.00       2.73 f
  sub_59_S2/U139/ZN (INVX0)                               0.10       2.83 r
  sub_59_S2/U88/Q (AND2X1)                                0.14       2.97 r
  sub_59_S2/U75/Q (AND2X1)                                0.13       3.10 r
  sub_59_S2/U68/Q (AND3X1)                                0.15       3.26 r
  sub_59_S2/U67/Q (AND3X1)                                0.16       3.41 r
  sub_59_S2/U62/Q (XNOR2X1)                               0.24       3.65 r
  sub_59_S2/DIFF[60] (SeqMult_DW01_sub_8)                 0.00       3.65 r
  U746/QN (NAND2X0)                                       0.08       3.73 f
  U748/QN (NAND3X0)                                       0.10       3.83 r
  P_reg_reg[60]/D (DFFX1)                                 0.03       3.87 r
  data arrival time                                                  3.87

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[60]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[61]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U116/Q (AO21X1)                           0.18       2.75 f
  add_51_S2_aco/U186/QN (NAND2X0)                         0.10       2.85 r
  add_51_S2_aco/U398/QN (NAND2X0)                         0.08       2.93 f
  add_51_S2_aco/U327/QN (NAND2X0)                         0.10       3.03 r
  add_51_S2_aco/U71/Q (XNOR3X1)                           0.23       3.27 r
  add_51_S2_aco/SUM[29] (SeqMult_DW01_add_3)              0.00       3.27 r
  sub_59_S2/B[60] (SeqMult_DW01_sub_8)                    0.00       3.27 r
  sub_59_S2/U173/ZN (INVX0)                               0.09       3.36 f
  sub_59_S2/U53/QN (NAND4X0)                              0.11       3.47 r
  sub_59_S2/U98/Q (XOR2X1)                                0.20       3.67 r
  sub_59_S2/DIFF[61] (SeqMult_DW01_sub_8)                 0.00       3.67 r
  U796/QN (NAND2X0)                                       0.08       3.75 f
  U792/QN (NAND2X0)                                       0.09       3.83 r
  P_reg_reg[61]/D (DFFX1)                                 0.03       3.87 r
  data arrival time                                                  3.87

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[61]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[59]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U161/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U200/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U372/QN (NAND4X0)                         0.12       1.88 r
  add_51_S2_aco/U81/QN (NAND2X0)                          0.10       1.98 f
  add_51_S2_aco/U12/Q (OR2X1)                             0.17       2.15 f
  add_51_S2_aco/U68/Q (AND2X1)                            0.14       2.29 f
  add_51_S2_aco/U129/QN (AOI21X1)                         0.21       2.49 r
  add_51_S2_aco/U29/Q (XOR2X1)                            0.23       2.72 f
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_3)              0.00       2.72 f
  sub_59_S2/B[49] (SeqMult_DW01_sub_8)                    0.00       2.72 f
  sub_59_S2/U60/QN (NOR2X0)                               0.12       2.84 r
  sub_59_S2/U7/Q (AND2X1)                                 0.14       2.99 r
  sub_59_S2/U12/Q (AND2X1)                                0.14       3.13 r
  sub_59_S2/U47/Q (AND4X1)                                0.18       3.31 r
  sub_59_S2/U97/QN (NAND2X0)                              0.12       3.43 f
  sub_59_S2/U96/Q (XOR2X1)                                0.19       3.62 r
  sub_59_S2/DIFF[59] (SeqMult_DW01_sub_8)                 0.00       3.62 r
  U783/QN (NAND2X0)                                       0.09       3.71 f
  U785/QN (NAND3X0)                                       0.10       3.81 r
  P_reg_reg[59]/D (DFFX1)                                 0.03       3.84 r
  data arrival time                                                  3.84

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[59]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[46]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U8/Q (AND2X1)                                 0.13       3.00 r
  sub_59_S2/U116/Q (AND2X1)                               0.13       3.13 r
  sub_59_S2/U109/Q (AND2X1)                               0.14       3.27 r
  sub_59_S2/U69/QN (NAND2X0)                              0.10       3.37 f
  sub_59_S2/U222/Q (XNOR2X1)                              0.24       3.61 r
  sub_59_S2/DIFF[46] (SeqMult_DW01_sub_8)                 0.00       3.61 r
  U1324/Q (AO222X1)                                       0.21       3.82 r
  P_reg_reg[46]/D (DFFX1)                                 0.03       3.85 r
  data arrival time                                                  3.85

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[46]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[43]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U64/QN (NOR3X0)                               0.14       2.70 r
  sub_59_S2/U131/Q (AND2X1)                               0.14       2.84 r
  sub_59_S2/U14/Q (AND2X1)                                0.14       2.97 r
  sub_59_S2/U87/Q (AND2X1)                                0.14       3.11 r
  sub_59_S2/U113/Q (AND2X1)                               0.13       3.24 r
  sub_59_S2/U110/Q (AND2X1)                               0.13       3.38 r
  sub_59_S2/U218/Q (XNOR2X1)                              0.23       3.61 r
  sub_59_S2/DIFF[43] (SeqMult_DW01_sub_8)                 0.00       3.61 r
  U1321/Q (AO222X1)                                       0.21       3.82 r
  P_reg_reg[43]/D (DFFX1)                                 0.03       3.85 r
  data arrival time                                                  3.85

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[43]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[55]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U161/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U200/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U372/QN (NAND4X0)                         0.12       1.88 r
  add_51_S2_aco/U81/QN (NAND2X0)                          0.10       1.98 f
  add_51_S2_aco/U12/Q (OR2X1)                             0.17       2.15 f
  add_51_S2_aco/U68/Q (AND2X1)                            0.14       2.29 f
  add_51_S2_aco/U129/QN (AOI21X1)                         0.21       2.49 r
  add_51_S2_aco/U29/Q (XOR2X1)                            0.23       2.72 f
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_3)              0.00       2.72 f
  sub_59_S2/B[49] (SeqMult_DW01_sub_8)                    0.00       2.72 f
  sub_59_S2/U60/QN (NOR2X0)                               0.12       2.84 r
  sub_59_S2/U7/Q (AND2X1)                                 0.14       2.99 r
  sub_59_S2/U12/Q (AND2X1)                                0.14       3.13 r
  sub_59_S2/U47/Q (AND4X1)                                0.18       3.31 r
  sub_59_S2/U270/ZN (INVX0)                               0.10       3.41 f
  sub_59_S2/U246/Q (XNOR2X1)                              0.23       3.64 r
  sub_59_S2/DIFF[55] (SeqMult_DW01_sub_8)                 0.00       3.64 r
  U794/QN (NAND2X0)                                       0.08       3.72 f
  U786/QN (NAND2X0)                                       0.09       3.81 r
  P_reg_reg[55]/D (DFFX1)                                 0.03       3.85 r
  data arrival time                                                  3.85

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[55]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[56]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U161/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U200/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U372/QN (NAND4X0)                         0.12       1.88 r
  add_51_S2_aco/U81/QN (NAND2X0)                          0.10       1.98 f
  add_51_S2_aco/U12/Q (OR2X1)                             0.17       2.15 f
  add_51_S2_aco/U68/Q (AND2X1)                            0.14       2.29 f
  add_51_S2_aco/U129/QN (AOI21X1)                         0.21       2.49 r
  add_51_S2_aco/U29/Q (XOR2X1)                            0.23       2.72 f
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_3)              0.00       2.72 f
  sub_59_S2/B[49] (SeqMult_DW01_sub_8)                    0.00       2.72 f
  sub_59_S2/U60/QN (NOR2X0)                               0.12       2.84 r
  sub_59_S2/U7/Q (AND2X1)                                 0.14       2.99 r
  sub_59_S2/U12/Q (AND2X1)                                0.14       3.13 r
  sub_59_S2/U47/Q (AND4X1)                                0.18       3.31 r
  sub_59_S2/U91/QN (NAND2X0)                              0.12       3.43 f
  sub_59_S2/U90/Q (XOR2X1)                                0.19       3.62 r
  sub_59_S2/DIFF[56] (SeqMult_DW01_sub_8)                 0.00       3.62 r
  U788/QN (NAND2X0)                                       0.08       3.70 f
  U790/QN (NAND3X0)                                       0.10       3.80 r
  P_reg_reg[56]/D (DFFX1)                                 0.03       3.84 r
  data arrival time                                                  3.84

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[56]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[47]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U8/Q (AND2X1)                                 0.13       3.00 r
  sub_59_S2/U116/Q (AND2X1)                               0.13       3.13 r
  sub_59_S2/U109/Q (AND2X1)                               0.14       3.27 r
  sub_59_S2/U117/Q (AND2X1)                               0.14       3.41 r
  sub_59_S2/U219/Q (XNOR2X1)                              0.23       3.64 r
  sub_59_S2/DIFF[47] (SeqMult_DW01_sub_8)                 0.00       3.64 r
  U706/Q (AO221X1)                                        0.17       3.81 r
  P_reg_reg[47]/D (DFFX1)                                 0.03       3.84 r
  data arrival time                                                  3.84

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[47]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[50]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U40/Q (AND2X1)                                0.18       3.36 r
  sub_59_S2/U232/Q (XNOR2X1)                              0.24       3.60 r
  sub_59_S2/DIFF[50] (SeqMult_DW01_sub_8)                 0.00       3.60 r
  U1327/Q (AO222X1)                                       0.21       3.81 r
  P_reg_reg[50]/D (DFFX1)                                 0.03       3.84 r
  data arrival time                                                  3.84

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[50]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[57]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U74/QN (NAND4X0)                          0.16       1.97 r
  add_51_S2_aco/U12/Q (OR2X1)                             0.19       2.15 r
  add_51_S2_aco/U156/QN (NAND2X0)                         0.12       2.27 f
  add_51_S2_aco/U149/QN (AOI21X1)                         0.22       2.49 r
  add_51_S2_aco/U407/Q (XOR2X1)                           0.21       2.70 r
  add_51_S2_aco/SUM[19] (SeqMult_DW01_add_3)              0.00       2.70 r
  sub_59_S2/B[50] (SeqMult_DW01_sub_8)                    0.00       2.70 r
  sub_59_S2/U60/QN (NOR2X0)                               0.12       2.82 f
  sub_59_S2/U7/Q (AND2X1)                                 0.14       2.96 f
  sub_59_S2/U12/Q (AND2X1)                                0.14       3.10 f
  sub_59_S2/U47/Q (AND4X1)                                0.19       3.29 f
  sub_59_S2/U93/QN (NAND2X0)                              0.13       3.42 r
  sub_59_S2/U78/Q (XOR2X1)                                0.19       3.61 r
  sub_59_S2/DIFF[57] (SeqMult_DW01_sub_8)                 0.00       3.61 r
  U756/QN (NAND2X0)                                       0.08       3.69 f
  U758/QN (NAND3X0)                                       0.10       3.79 r
  P_reg_reg[57]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[57]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[58]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U161/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U200/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U372/QN (NAND4X0)                         0.12       1.88 r
  add_51_S2_aco/U81/QN (NAND2X0)                          0.10       1.98 f
  add_51_S2_aco/U12/Q (OR2X1)                             0.17       2.15 f
  add_51_S2_aco/U68/Q (AND2X1)                            0.14       2.29 f
  add_51_S2_aco/U129/QN (AOI21X1)                         0.21       2.49 r
  add_51_S2_aco/U29/Q (XOR2X1)                            0.23       2.72 f
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_3)              0.00       2.72 f
  sub_59_S2/B[49] (SeqMult_DW01_sub_8)                    0.00       2.72 f
  sub_59_S2/U60/QN (NOR2X0)                               0.12       2.84 r
  sub_59_S2/U7/Q (AND2X1)                                 0.14       2.99 r
  sub_59_S2/U12/Q (AND2X1)                                0.14       3.13 r
  sub_59_S2/U47/Q (AND4X1)                                0.18       3.31 r
  sub_59_S2/U95/QN (NAND2X0)                              0.12       3.43 f
  sub_59_S2/U94/Q (XOR2X1)                                0.19       3.63 r
  sub_59_S2/DIFF[58] (SeqMult_DW01_sub_8)                 0.00       3.63 r
  U743/QN (NAND2X0)                                       0.08       3.70 f
  U734/QN (NAND2X0)                                       0.09       3.79 r
  P_reg_reg[58]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[58]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.13       3.87
  data required time                                                 3.87
  --------------------------------------------------------------------------
  data required time                                                 3.87
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[51]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U37/Q (AND2X1)                                0.17       3.35 r
  sub_59_S2/U236/Q (XNOR2X1)                              0.24       3.59 r
  sub_59_S2/DIFF[51] (SeqMult_DW01_sub_8)                 0.00       3.59 r
  U1328/Q (AO222X1)                                       0.21       3.79 r
  P_reg_reg[51]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[51]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[52]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U20/Q (AND2X1)                                0.17       3.35 r
  sub_59_S2/U235/Q (XNOR2X1)                              0.24       3.59 r
  sub_59_S2/DIFF[52] (SeqMult_DW01_sub_8)                 0.00       3.59 r
  U1329/Q (AO222X1)                                       0.21       3.79 r
  P_reg_reg[52]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[52]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[53]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U39/Q (AND2X1)                                0.17       3.35 r
  sub_59_S2/U234/Q (XNOR2X1)                              0.24       3.59 r
  sub_59_S2/DIFF[53] (SeqMult_DW01_sub_8)                 0.00       3.59 r
  U1330/Q (AO222X1)                                       0.21       3.79 r
  P_reg_reg[53]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[53]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[54]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U38/Q (AND2X1)                                0.17       3.35 r
  sub_59_S2/U233/Q (XNOR2X1)                              0.24       3.59 r
  sub_59_S2/DIFF[54] (SeqMult_DW01_sub_8)                 0.00       3.59 r
  U1331/Q (AO222X1)                                       0.21       3.79 r
  P_reg_reg[54]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[54]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[45]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U8/Q (AND2X1)                                 0.13       3.00 r
  sub_59_S2/U116/Q (AND2X1)                               0.13       3.13 r
  sub_59_S2/U109/Q (AND2X1)                               0.14       3.27 r
  sub_59_S2/U269/ZN (INVX0)                               0.09       3.35 f
  sub_59_S2/U226/Q (XNOR2X1)                              0.23       3.59 r
  sub_59_S2/DIFF[45] (SeqMult_DW01_sub_8)                 0.00       3.59 r
  U1323/Q (AO222X1)                                       0.21       3.79 r
  P_reg_reg[45]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[45]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[63]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U108/ZN (INVX0)                               0.09       0.39 r
  sub_43_S2/U43/Q (AND4X1)                                0.18       0.57 r
  sub_43_S2/U89/Q (AND4X1)                                0.19       0.76 r
  sub_43_S2/U24/Q (AND2X1)                                0.15       0.90 r
  sub_43_S2/U67/Q (AND2X1)                                0.15       1.05 r
  sub_43_S2/U65/Q (AND2X1)                                0.16       1.21 r
  sub_43_S2/U58/QN (NAND2X0)                              0.11       1.32 f
  sub_43_S2/U57/QN (NOR2X0)                               0.12       1.43 r
  sub_43_S2/U54/Q (XOR2X1)                                0.22       1.65 f
  sub_43_S2/DIFF[25] (SeqMult_DW01_sub_9)                 0.00       1.65 f
  U1265/Q (AO222X1)                                       0.24       1.89 f
  mult_add_51_S2_aco/A[25] (SeqMult_DW02_mult_0)          0.00       1.89 f
  mult_add_51_S2_aco/U23/Q (AND2X1)                       0.15       2.04 f
  mult_add_51_S2_aco/PRODUCT[25] (SeqMult_DW02_mult_0)
                                                          0.00       2.04 f
  add_51_S2_aco/B[25] (SeqMult_DW01_add_3)                0.00       2.04 f
  add_51_S2_aco/U312/Q (OR2X1)                            0.17       2.21 f
  add_51_S2_aco/U159/Q (OR2X1)                            0.17       2.38 f
  add_51_S2_aco/U177/ZN (INVX0)                           0.09       2.47 r
  add_51_S2_aco/U176/Q (OR2X1)                            0.15       2.62 r
  add_51_S2_aco/U155/QN (NAND2X0)                         0.09       2.71 f
  add_51_S2_aco/U94/Q (XOR3X1)                            0.21       2.93 r
  add_51_S2_aco/SUM[26] (SeqMult_DW01_add_3)              0.00       2.93 r
  sub_59_S2/B[57] (SeqMult_DW01_sub_8)                    0.00       2.93 r
  sub_59_S2/U50/QN (NOR3X0)                               0.15       3.08 f
  sub_59_S2/U61/Q (AND2X1)                                0.16       3.24 f
  sub_59_S2/U32/Q (AND3X1)                                0.17       3.40 f
  sub_59_S2/U19/Q (AND2X1)                                0.13       3.54 f
  sub_59_S2/U92/QN (NAND2X0)                              0.09       3.63 r
  sub_59_S2/DIFF[63] (SeqMult_DW01_sub_8)                 0.00       3.63 r
  U1333/Q (AO22X1)                                        0.16       3.79 r
  P_reg_reg[63]/D (DFFX1)                                 0.03       3.83 r
  data arrival time                                                  3.83

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[63]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[42]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U168/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U197/QN (NAND3X0)                         0.14       1.90 r
  add_51_S2_aco/U167/Q (OR2X1)                            0.16       2.05 r
  add_51_S2_aco/U278/QN (NAND2X0)                         0.08       2.13 f
  add_51_S2_aco/U343/QN (NAND2X0)                         0.10       2.23 r
  add_51_S2_aco/U100/Q (AO21X1)                           0.17       2.40 r
  add_51_S2_aco/U22/Q (XNOR2X1)                           0.26       2.66 r
  add_51_S2_aco/SUM[7] (SeqMult_DW01_add_3)               0.00       2.66 r
  sub_59_S2/B[38] (SeqMult_DW01_sub_8)                    0.00       2.66 r
  sub_59_S2/U79/QN (NOR3X0)                               0.15       2.81 f
  sub_59_S2/U14/Q (AND2X1)                                0.16       2.97 f
  sub_59_S2/U87/Q (AND2X1)                                0.14       3.11 f
  sub_59_S2/U113/Q (AND2X1)                               0.13       3.24 f
  sub_59_S2/U104/ZN (INVX0)                               0.09       3.33 r
  sub_59_S2/U221/Q (XNOR2X1)                              0.24       3.56 r
  sub_59_S2/DIFF[42] (SeqMult_DW01_sub_8)                 0.00       3.56 r
  U1320/Q (AO222X1)                                       0.21       3.77 r
  P_reg_reg[42]/D (DFFX1)                                 0.03       3.80 r
  data arrival time                                                  3.80

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[42]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[49]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U41/QN (NOR2X0)                               0.19       3.19 r
  sub_59_S2/U120/ZN (INVX0)                               0.11       3.30 f
  sub_59_S2/U247/Q (XNOR2X1)                              0.24       3.54 r
  sub_59_S2/DIFF[49] (SeqMult_DW01_sub_8)                 0.00       3.54 r
  U1326/Q (AO222X1)                                       0.21       3.75 r
  P_reg_reg[49]/D (DFFX1)                                 0.03       3.78 r
  data arrival time                                                  3.78

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[49]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[39]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U64/QN (NOR3X0)                               0.14       2.70 r
  sub_59_S2/U131/Q (AND2X1)                               0.14       2.84 r
  sub_59_S2/U112/Q (AND2X1)                               0.14       2.97 r
  sub_59_S2/U115/Q (AND2X1)                               0.14       3.11 r
  sub_59_S2/U114/Q (AND2X1)                               0.13       3.24 r
  sub_59_S2/U220/Q (XNOR2X1)                              0.23       3.47 r
  sub_59_S2/DIFF[39] (SeqMult_DW01_sub_8)                 0.00       3.47 r
  U1317/Q (AO222X1)                                       0.21       3.68 r
  P_reg_reg[39]/D (DFFX1)                                 0.03       3.71 r
  data arrival time                                                  3.71

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[39]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[48]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U58/QN (NAND4X0)                              0.13       3.00 f
  sub_59_S2/U48/ZN (INVX0)                                0.10       3.10 r
  sub_59_S2/U21/Q (AND2X1)                                0.14       3.24 r
  sub_59_S2/U241/Q (XNOR2X1)                              0.24       3.47 r
  sub_59_S2/DIFF[48] (SeqMult_DW01_sub_8)                 0.00       3.47 r
  U1325/Q (AO222X1)                                       0.21       3.68 r
  P_reg_reg[48]/D (DFFX1)                                 0.03       3.71 r
  data arrival time                                                  3.71

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[48]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[35]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U45/QN (NOR3X0)                               0.21       2.77 r
  sub_59_S2/U9/Q (AND2X1)                                 0.19       2.95 r
  sub_59_S2/U119/Q (AND2X1)                               0.14       3.09 r
  sub_59_S2/U22/Q (AND2X1)                                0.13       3.22 r
  sub_59_S2/U224/Q (XNOR2X1)                              0.23       3.46 r
  sub_59_S2/DIFF[35] (SeqMult_DW01_sub_8)                 0.00       3.46 r
  U1313/Q (AO222X1)                                       0.21       3.67 r
  P_reg_reg[35]/D (DFFX1)                                 0.03       3.70 r
  data arrival time                                                  3.70

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[35]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: P_reg_reg[44]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.23       2.66 f
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.66 f
  sub_59_S2/B[42] (SeqMult_DW01_sub_8)                    0.00       2.66 f
  sub_59_S2/U36/QN (NOR4X1)                               0.21       2.87 r
  sub_59_S2/U8/Q (AND2X1)                                 0.13       3.00 r
  sub_59_S2/U116/Q (AND2X1)                               0.13       3.13 r
  sub_59_S2/U267/ZN (INVX0)                               0.08       3.21 f
  sub_59_S2/U230/Q (XNOR2X1)                              0.23       3.44 r
  sub_59_S2/DIFF[44] (SeqMult_DW01_sub_8)                 0.00       3.44 r
  U1322/Q (AO222X1)                                       0.21       3.65 r
  P_reg_reg[44]/D (DFFX1)                                 0.03       3.68 r
  data arrival time                                                  3.68

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[44]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[41]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U168/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U197/QN (NAND3X0)                         0.14       1.90 r
  add_51_S2_aco/U167/Q (OR2X1)                            0.16       2.05 r
  add_51_S2_aco/U278/QN (NAND2X0)                         0.08       2.13 f
  add_51_S2_aco/U343/QN (NAND2X0)                         0.10       2.23 r
  add_51_S2_aco/U100/Q (AO21X1)                           0.17       2.40 r
  add_51_S2_aco/U22/Q (XNOR2X1)                           0.26       2.66 r
  add_51_S2_aco/SUM[7] (SeqMult_DW01_add_3)               0.00       2.66 r
  sub_59_S2/B[38] (SeqMult_DW01_sub_8)                    0.00       2.66 r
  sub_59_S2/U79/QN (NOR3X0)                               0.15       2.81 f
  sub_59_S2/U14/Q (AND2X1)                                0.16       2.97 f
  sub_59_S2/U87/Q (AND2X1)                                0.14       3.11 f
  sub_59_S2/U106/ZN (INVX0)                               0.09       3.19 r
  sub_59_S2/U225/Q (XNOR2X1)                              0.24       3.43 r
  sub_59_S2/DIFF[41] (SeqMult_DW01_sub_8)                 0.00       3.43 r
  U1319/Q (AO222X1)                                       0.21       3.64 r
  P_reg_reg[41]/D (DFFX1)                                 0.03       3.67 r
  data arrival time                                                  3.67

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[41]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[38]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U64/QN (NOR3X0)                               0.14       2.70 r
  sub_59_S2/U131/Q (AND2X1)                               0.14       2.84 r
  sub_59_S2/U112/Q (AND2X1)                               0.14       2.97 r
  sub_59_S2/U115/Q (AND2X1)                               0.14       3.11 r
  sub_59_S2/U108/ZN (INVX0)                               0.08       3.19 f
  sub_59_S2/U223/Q (XNOR2X1)                              0.23       3.42 r
  sub_59_S2/DIFF[38] (SeqMult_DW01_sub_8)                 0.00       3.42 r
  U1316/Q (AO222X1)                                       0.21       3.63 r
  P_reg_reg[38]/D (DFFX1)                                 0.03       3.66 r
  data arrival time                                                  3.66

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[38]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U116/Q (AO21X1)                           0.18       2.75 f
  add_51_S2_aco/U186/QN (NAND2X0)                         0.10       2.85 r
  add_51_S2_aco/U398/QN (NAND2X0)                         0.08       2.93 f
  add_51_S2_aco/U327/QN (NAND2X0)                         0.10       3.03 r
  add_51_S2_aco/U71/Q (XNOR3X1)                           0.23       3.27 r
  add_51_S2_aco/SUM[29] (SeqMult_DW01_add_3)              0.00       3.27 r
  U804/ZN (INVX0)                                         0.09       3.36 f
  U805/ZN (INVX0)                                         0.09       3.44 r
  U668/Q (MUX21X1)                                        0.17       3.61 r
  Accumulator_reg[28]/D (DFFX1)                           0.03       3.64 r
  data arrival time                                                  3.64

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[28]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[34]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U45/QN (NOR3X0)                               0.21       2.77 r
  sub_59_S2/U9/Q (AND2X1)                                 0.19       2.95 r
  sub_59_S2/U119/Q (AND2X1)                               0.14       3.09 r
  sub_59_S2/U107/ZN (INVX0)                               0.08       3.17 f
  sub_59_S2/U227/Q (XNOR2X1)                              0.23       3.40 r
  sub_59_S2/DIFF[34] (SeqMult_DW01_sub_8)                 0.00       3.40 r
  U1312/Q (AO222X1)                                       0.21       3.61 r
  P_reg_reg[34]/D (DFFX1)                                 0.03       3.65 r
  data arrival time                                                  3.65

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[34]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U358/QN (NAND2X0)                         0.10       2.67 r
  add_51_S2_aco/U195/QN (NAND2X0)                         0.09       2.76 f
  add_51_S2_aco/U121/Q (AO222X1)                          0.17       2.93 f
  add_51_S2_aco/U246/QN (NAND2X0)                         0.11       3.04 r
  add_51_S2_aco/U63/Q (XNOR3X1)                           0.23       3.26 r
  add_51_S2_aco/SUM[30] (SeqMult_DW01_add_3)              0.00       3.26 r
  U653/Z (NBUFFX2)                                        0.17       3.43 r
  U669/Q (MUX21X1)                                        0.16       3.59 r
  Accumulator_reg[29]/D (DFFX1)                           0.03       3.62 r
  data arrival time                                                  3.62

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[29]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U358/QN (NAND2X0)                         0.10       2.67 r
  add_51_S2_aco/U195/QN (NAND2X0)                         0.09       2.76 f
  add_51_S2_aco/U121/Q (AO222X1)                          0.17       2.93 f
  add_51_S2_aco/U241/QN (NAND2X0)                         0.10       3.03 r
  add_51_S2_aco/U226/QN (NAND2X0)                         0.10       3.13 f
  add_51_S2_aco/U17/Q (XNOR2X1)                           0.27       3.40 r
  add_51_S2_aco/SUM[31] (SeqMult_DW01_add_3)              0.00       3.40 r
  U1111/Q (MUX21X1)                                       0.19       3.58 r
  Accumulator_reg[30]/D (DFFX1)                           0.03       3.62 r
  data arrival time                                                  3.62

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[30]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[31]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U169/Q (AND3X1)                               0.16       2.73 r
  sub_59_S2/U177/Q (AND2X1)                               0.14       2.87 r
  sub_59_S2/U176/Q (AND2X1)                               0.14       3.01 r
  sub_59_S2/U23/Q (AND2X1)                                0.13       3.14 r
  sub_59_S2/U229/Q (XNOR2X1)                              0.23       3.37 r
  sub_59_S2/DIFF[31] (SeqMult_DW01_sub_8)                 0.00       3.37 r
  U1309/Q (AO222X1)                                       0.21       3.58 r
  P_reg_reg[31]/D (DFFX1)                                 0.03       3.61 r
  data arrival time                                                  3.61

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[31]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U74/QN (NAND4X0)                          0.16       1.97 r
  add_51_S2_aco/U12/Q (OR2X1)                             0.19       2.15 r
  add_51_S2_aco/U239/QN (NAND2X0)                         0.12       2.27 f
  add_51_S2_aco/U103/Q (AO221X1)                          0.22       2.49 f
  add_51_S2_aco/U230/QN (NAND2X0)                         0.11       2.60 r
  add_51_S2_aco/U98/QN (NAND2X0)                          0.10       2.70 f
  add_51_S2_aco/U82/Q (XOR3X1)                            0.22       2.93 f
  add_51_S2_aco/SUM[25] (SeqMult_DW01_add_3)              0.00       2.93 f
  U727/Z (DELLN1X2)                                       0.45       3.38 f
  U667/Q (MUX21X1)                                        0.17       3.55 f
  Accumulator_reg[24]/D (DFFX1)                           0.03       3.58 f
  data arrival time                                                  3.58

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[24]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[40]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U168/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U197/QN (NAND3X0)                         0.14       1.90 r
  add_51_S2_aco/U167/Q (OR2X1)                            0.16       2.05 r
  add_51_S2_aco/U278/QN (NAND2X0)                         0.08       2.13 f
  add_51_S2_aco/U343/QN (NAND2X0)                         0.10       2.23 r
  add_51_S2_aco/U100/Q (AO21X1)                           0.17       2.40 r
  add_51_S2_aco/U22/Q (XNOR2X1)                           0.26       2.66 r
  add_51_S2_aco/SUM[7] (SeqMult_DW01_add_3)               0.00       2.66 r
  sub_59_S2/B[38] (SeqMult_DW01_sub_8)                    0.00       2.66 r
  sub_59_S2/U79/QN (NOR3X0)                               0.15       2.81 f
  sub_59_S2/U14/Q (AND2X1)                                0.16       2.97 f
  sub_59_S2/U272/ZN (INVX0)                               0.09       3.06 r
  sub_59_S2/U231/Q (XNOR2X1)                              0.24       3.29 r
  sub_59_S2/DIFF[40] (SeqMult_DW01_sub_8)                 0.00       3.29 r
  U1318/Q (AO222X1)                                       0.21       3.50 r
  P_reg_reg[40]/D (DFFX1)                                 0.03       3.53 r
  data arrival time                                                  3.53

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[40]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[37]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U64/QN (NOR3X0)                               0.14       2.70 r
  sub_59_S2/U131/Q (AND2X1)                               0.14       2.84 r
  sub_59_S2/U112/Q (AND2X1)                               0.14       2.97 r
  sub_59_S2/U105/ZN (INVX0)                               0.08       3.06 f
  sub_59_S2/U228/Q (XNOR2X1)                              0.23       3.29 r
  sub_59_S2/DIFF[37] (SeqMult_DW01_sub_8)                 0.00       3.29 r
  U1315/Q (AO222X1)                                       0.21       3.49 r
  P_reg_reg[37]/D (DFFX1)                                 0.03       3.53 r
  data arrival time                                                  3.53

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[37]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[33]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U45/QN (NOR3X0)                               0.21       2.77 r
  sub_59_S2/U9/Q (AND2X1)                                 0.19       2.95 r
  sub_59_S2/U121/ZN (INVX0)                               0.08       3.04 f
  sub_59_S2/U238/Q (XNOR2X1)                              0.23       3.27 r
  sub_59_S2/DIFF[33] (SeqMult_DW01_sub_8)                 0.00       3.27 r
  U1311/Q (AO222X1)                                       0.21       3.48 r
  P_reg_reg[33]/D (DFFX1)                                 0.03       3.51 r
  data arrival time                                                  3.51

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[33]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[36]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U45/QN (NOR3X0)                               0.21       2.77 r
  sub_59_S2/U15/Q (AND2X1)                                0.17       2.94 r
  sub_59_S2/U122/ZN (INVX0)                               0.08       3.02 f
  sub_59_S2/U239/Q (XNOR2X1)                              0.23       3.25 r
  sub_59_S2/DIFF[36] (SeqMult_DW01_sub_8)                 0.00       3.25 r
  U1314/Q (AO222X1)                                       0.21       3.46 r
  P_reg_reg[36]/D (DFFX1)                                 0.03       3.49 r
  data arrival time                                                  3.49

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[36]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U169/Q (AND3X1)                               0.16       2.73 r
  sub_59_S2/U177/Q (AND2X1)                               0.14       2.87 r
  sub_59_S2/U176/Q (AND2X1)                               0.14       3.01 r
  sub_59_S2/U240/Q (XNOR2X1)                              0.24       3.25 r
  sub_59_S2/DIFF[30] (SeqMult_DW01_sub_8)                 0.00       3.25 r
  U1308/Q (AO222X1)                                       0.21       3.46 r
  P_reg_reg[30]/D (DFFX1)                                 0.03       3.49 r
  data arrival time                                                  3.49

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[30]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U174/Q (AND2X1)                               0.14       2.71 r
  sub_59_S2/U175/Q (AND2X1)                               0.14       2.85 r
  sub_59_S2/U25/Q (AND2X1)                                0.13       2.98 r
  sub_59_S2/U237/Q (XNOR2X1)                              0.23       3.21 r
  sub_59_S2/DIFF[27] (SeqMult_DW01_sub_8)                 0.00       3.21 r
  U1305/Q (AO222X1)                                       0.21       3.42 r
  P_reg_reg[27]/D (DFFX1)                                 0.03       3.45 r
  data arrival time                                                  3.45

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[27]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U169/Q (AND3X1)                               0.16       2.73 r
  sub_59_S2/U177/Q (AND2X1)                               0.14       2.87 r
  sub_59_S2/U151/ZN (INVX0)                               0.08       2.95 f
  sub_59_S2/U242/Q (XNOR2X1)                              0.23       3.18 r
  sub_59_S2/DIFF[29] (SeqMult_DW01_sub_8)                 0.00       3.18 r
  U1307/Q (AO222X1)                                       0.21       3.39 r
  P_reg_reg[29]/D (DFFX1)                                 0.03       3.42 r
  data arrival time                                                  3.42

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[29]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U216/QN (NOR2X0)                          0.12       1.61 f
  add_51_S2_aco/U247/QN (NOR3X0)                          0.13       1.75 r
  add_51_S2_aco/U221/QN (NAND2X0)                         0.10       1.85 f
  add_51_S2_aco/U219/Q (AND2X1)                           0.15       1.99 f
  add_51_S2_aco/U148/Q (AND4X1)                           0.17       2.16 f
  add_51_S2_aco/U239/QN (NAND2X0)                         0.11       2.28 r
  add_51_S2_aco/U103/Q (AO221X1)                          0.20       2.48 r
  add_51_S2_aco/U230/QN (NAND2X0)                         0.10       2.58 f
  add_51_S2_aco/U192/QN (NAND2X0)                         0.12       2.69 r
  add_51_S2_aco/U193/Q (AND2X1)                           0.14       2.84 r
  add_51_S2_aco/U123/Q (MUX21X1)                          0.19       3.02 r
  add_51_S2_aco/SUM[27] (SeqMult_DW01_add_3)              0.00       3.02 r
  U739/ZN (INVX0)                                         0.09       3.11 f
  U740/ZN (INVX0)                                         0.08       3.19 r
  U1115/Q (MUX21X1)                                       0.17       3.36 r
  Accumulator_reg[26]/D (DFFX1)                           0.03       3.39 r
  data arrival time                                                  3.39

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[26]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[32]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U65/QN (NAND4X0)                              0.14       2.56 f
  sub_59_S2/U45/QN (NOR3X0)                               0.21       2.77 r
  sub_59_S2/U268/ZN (INVX0)                               0.11       2.88 f
  sub_59_S2/U244/Q (XNOR2X1)                              0.24       3.12 r
  sub_59_S2/DIFF[32] (SeqMult_DW01_sub_8)                 0.00       3.12 r
  U1310/Q (AO222X1)                                       0.21       3.33 r
  P_reg_reg[32]/D (DFFX1)                                 0.03       3.37 r
  data arrival time                                                  3.37

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[32]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[21]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U254/Q (OR2X1)                            0.18       1.67 r
  add_51_S2_aco/U213/Q (AND3X1)                           0.16       1.83 r
  add_51_S2_aco/U150/QN (NAND4X0)                         0.11       1.95 f
  add_51_S2_aco/U138/Q (AND4X1)                           0.22       2.17 f
  add_51_S2_aco/U238/QN (NAND2X0)                         0.12       2.28 r
  add_51_S2_aco/U391/QN (NAND2X0)                         0.09       2.38 f
  add_51_S2_aco/U124/Q (AO22X1)                           0.17       2.54 f
  add_51_S2_aco/U76/Q (XOR2X1)                            0.21       2.75 f
  add_51_S2_aco/SUM[22] (SeqMult_DW01_add_3)              0.00       2.75 f
  U718/Z (DELLN1X2)                                       0.44       3.19 f
  U666/Q (MUX21X1)                                        0.18       3.37 f
  Accumulator_reg[21]/D (DFFX1)                           0.03       3.40 f
  data arrival time                                                  3.40

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[21]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U174/Q (AND2X1)                               0.14       2.71 r
  sub_59_S2/U175/Q (AND2X1)                               0.14       2.85 r
  sub_59_S2/U243/Q (XNOR2X1)                              0.24       3.09 r
  sub_59_S2/DIFF[26] (SeqMult_DW01_sub_8)                 0.00       3.09 r
  U1304/Q (AO222X1)                                       0.21       3.30 r
  P_reg_reg[26]/D (DFFX1)                                 0.03       3.33 r
  data arrival time                                                  3.33

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[26]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[23]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U16/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U172/Q (AND2X1)                               0.14       2.70 r
  sub_59_S2/U178/Q (AND2X1)                               0.13       2.83 r
  sub_59_S2/U245/Q (XNOR2X1)                              0.23       3.07 r
  sub_59_S2/DIFF[23] (SeqMult_DW01_sub_8)                 0.00       3.07 r
  U1301/Q (AO222X1)                                       0.21       3.27 r
  P_reg_reg[23]/D (DFFX1)                                 0.03       3.31 r
  data arrival time                                                  3.31

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[23]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U108/ZN (INVX0)                               0.09       0.39 r
  sub_43_S2/U43/Q (AND4X1)                                0.18       0.57 r
  sub_43_S2/U89/Q (AND4X1)                                0.19       0.76 r
  sub_43_S2/U24/Q (AND2X1)                                0.15       0.90 r
  sub_43_S2/U67/Q (AND2X1)                                0.15       1.05 r
  sub_43_S2/U65/Q (AND2X1)                                0.16       1.21 r
  sub_43_S2/U58/QN (NAND2X0)                              0.11       1.32 f
  sub_43_S2/U57/QN (NOR2X0)                               0.12       1.43 r
  sub_43_S2/U54/Q (XOR2X1)                                0.22       1.65 f
  sub_43_S2/DIFF[25] (SeqMult_DW01_sub_9)                 0.00       1.65 f
  U1265/Q (AO222X1)                                       0.24       1.89 f
  mult_add_51_S2_aco/A[25] (SeqMult_DW02_mult_0)          0.00       1.89 f
  mult_add_51_S2_aco/U23/Q (AND2X1)                       0.15       2.04 f
  mult_add_51_S2_aco/PRODUCT[25] (SeqMult_DW02_mult_0)
                                                          0.00       2.04 f
  add_51_S2_aco/B[25] (SeqMult_DW01_add_3)                0.00       2.04 f
  add_51_S2_aco/U312/Q (OR2X1)                            0.17       2.21 f
  add_51_S2_aco/U159/Q (OR2X1)                            0.17       2.38 f
  add_51_S2_aco/U177/ZN (INVX0)                           0.09       2.47 r
  add_51_S2_aco/U176/Q (OR2X1)                            0.15       2.62 r
  add_51_S2_aco/U155/QN (NAND2X0)                         0.09       2.71 f
  add_51_S2_aco/U94/Q (XOR3X1)                            0.21       2.93 r
  add_51_S2_aco/SUM[26] (SeqMult_DW01_add_3)              0.00       2.93 r
  U647/Z (NBUFFX2)                                        0.17       3.10 r
  U1116/Q (MUX21X1)                                       0.16       3.27 r
  Accumulator_reg[25]/D (DFFX1)                           0.03       3.30 r
  data arrival time                                                  3.30

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[25]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: A_reg_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[8]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[8]/Q (DFFX1)                                  0.29       0.29 r
  sub_43_S2/B[8] (SeqMult_DW01_sub_9)                     0.00       0.29 r
  sub_43_S2/U117/ZN (INVX0)                               0.10       0.39 f
  sub_43_S2/U45/Q (AND4X1)                                0.18       0.56 f
  sub_43_S2/U55/Q (AND4X1)                                0.21       0.78 f
  sub_43_S2/U142/QN (NAND2X0)                             0.11       0.89 r
  sub_43_S2/U100/Q (XOR2X1)                               0.20       1.09 r
  sub_43_S2/DIFF[17] (SeqMult_DW01_sub_9)                 0.00       1.09 r
  U766/QN (NAND2X0)                                       0.10       1.18 f
  U769/QN (NAND3X0)                                       0.13       1.31 r
  mult_add_51_S2_aco/A[17] (SeqMult_DW02_mult_0)          0.00       1.31 r
  mult_add_51_S2_aco/U31/Q (AND2X1)                       0.14       1.45 r
  mult_add_51_S2_aco/PRODUCT[17] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 r
  add_51_S2_aco/B[17] (SeqMult_DW01_add_3)                0.00       1.45 r
  add_51_S2_aco/U52/Q (OR2X2)                             0.15       1.60 r
  add_51_S2_aco/U387/QN (NAND2X0)                         0.10       1.70 f
  add_51_S2_aco/U134/Q (AO221X1)                          0.21       1.91 f
  add_51_S2_aco/U224/Q (AND2X1)                           0.15       2.06 f
  add_51_S2_aco/U127/QN (NAND2X0)                         0.11       2.17 r
  add_51_S2_aco/U182/QN (NAND2X0)                         0.09       2.26 f
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 f
  add_51_S2_aco/U105/Q (AO222X1)                          0.17       2.57 f
  add_51_S2_aco/U116/Q (AO21X1)                           0.18       2.75 f
  add_51_S2_aco/U152/QN (NAND2X0)                         0.11       2.86 r
  add_51_S2_aco/U16/Q (XOR3X1)                            0.21       3.08 r
  add_51_S2_aco/SUM[28] (SeqMult_DW01_add_3)              0.00       3.08 r
  U1114/Q (MUX21X1)                                       0.19       3.27 r
  Accumulator_reg[27]/D (DFFX1)                           0.03       3.30 r
  data arrival time                                                  3.30

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[27]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[13]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[0]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[0] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U41/ZN (INVX0)                                0.10       0.41 r
  sub_43_S2/U25/Q (AND4X1)                                0.20       0.61 r
  sub_43_S2/U139/ZN (INVX0)                               0.10       0.71 f
  sub_43_S2/U93/QN (NOR2X0)                               0.12       0.83 r
  sub_43_S2/U61/Q (XOR2X1)                                0.22       1.05 f
  sub_43_S2/DIFF[5] (SeqMult_DW01_sub_9)                  0.00       1.05 f
  U815/QN (NAND2X0)                                       0.10       1.15 r
  U818/QN (NAND3X0)                                       0.10       1.24 f
  mult_add_51_S2_aco/A[5] (SeqMult_DW02_mult_0)           0.00       1.24 f
  mult_add_51_S2_aco/U18/Q (AND2X1)                       0.16       1.40 f
  mult_add_51_S2_aco/PRODUCT[5] (SeqMult_DW02_mult_0)     0.00       1.40 f
  add_51_S2_aco/B[5] (SeqMult_DW01_add_3)                 0.00       1.40 f
  add_51_S2_aco/U300/Q (OR2X1)                            0.16       1.56 f
  add_51_S2_aco/U141/Q (AND3X1)                           0.15       1.71 f
  add_51_S2_aco/U36/QN (NOR2X0)                           0.12       1.83 r
  add_51_S2_aco/U228/QN (NAND2X0)                         0.09       1.92 f
  add_51_S2_aco/U128/QN (AOI21X1)                         0.22       2.14 r
  add_51_S2_aco/U232/QN (NAND2X0)                         0.10       2.24 f
  add_51_S2_aco/U172/QN (NAND3X0)                         0.11       2.35 r
  add_51_S2_aco/U329/QN (NAND2X0)                         0.10       2.45 f
  add_51_S2_aco/U97/Q (XOR3X1)                            0.21       2.66 f
  add_51_S2_aco/SUM[14] (SeqMult_DW01_add_3)              0.00       2.66 f
  U720/Z (DELLN1X2)                                       0.44       3.10 f
  U1122/Q (MUX21X1)                                       0.18       3.27 f
  Accumulator_reg[13]/D (DFFX1)                           0.03       3.31 f
  data arrival time                                                  3.31

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[13]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U174/Q (AND2X1)                               0.14       2.71 r
  sub_59_S2/U156/ZN (INVX0)                               0.08       2.79 f
  sub_59_S2/U265/Q (XNOR2X1)                              0.23       3.02 r
  sub_59_S2/DIFF[25] (SeqMult_DW01_sub_8)                 0.00       3.02 r
  U1303/Q (AO222X1)                                       0.21       3.23 r
  P_reg_reg[25]/D (DFFX1)                                 0.03       3.26 r
  data arrival time                                                  3.26

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[25]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[22]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U16/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U172/Q (AND2X1)                               0.14       2.70 r
  sub_59_S2/U165/ZN (INVX0)                               0.08       2.78 f
  sub_59_S2/U249/Q (XNOR2X1)                              0.23       3.01 r
  sub_59_S2/DIFF[22] (SeqMult_DW01_sub_8)                 0.00       3.01 r
  U1300/Q (AO222X1)                                       0.21       3.22 r
  P_reg_reg[22]/D (DFFX1)                                 0.03       3.25 r
  data arrival time                                                  3.25

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[22]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[14]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U384/QN (NOR2X0)                          0.13       1.75 r
  add_51_S2_aco/U276/QN (NOR2X0)                          0.11       1.86 f
  add_51_S2_aco/U147/Q (AO21X1)                           0.19       2.05 f
  add_51_S2_aco/U126/QN (NAND2X0)                         0.11       2.16 r
  add_51_S2_aco/U180/QN (NOR2X0)                          0.10       2.26 f
  add_51_S2_aco/U122/Q (AO21X1)                           0.18       2.43 f
  add_51_S2_aco/U86/Q (XOR3X1)                            0.21       2.64 f
  add_51_S2_aco/SUM[15] (SeqMult_DW01_add_3)              0.00       2.64 f
  U791/Z (DELLN1X2)                                       0.44       3.08 f
  U663/Q (MUX21X1)                                        0.18       3.26 f
  Accumulator_reg[14]/D (DFFX1)                           0.03       3.29 f
  data arrival time                                                  3.29

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[14]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.08       3.92
  data required time                                                 3.92
  --------------------------------------------------------------------------
  data required time                                                 3.92
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[15]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U152/Q (AND2X1)                               0.15       2.21 r
  sub_59_S2/U155/Q (AND2X1)                               0.14       2.36 r
  sub_59_S2/U182/Q (AND2X1)                               0.14       2.49 r
  sub_59_S2/U185/Q (AND2X1)                               0.14       2.63 r
  sub_59_S2/U188/Q (AND2X1)                               0.13       2.76 r
  sub_59_S2/U248/Q (XNOR2X1)                              0.23       2.99 r
  sub_59_S2/DIFF[15] (SeqMult_DW01_sub_8)                 0.00       2.99 r
  U1293/Q (AO222X1)                                       0.21       3.20 r
  P_reg_reg[15]/D (DFFX1)                                 0.03       3.23 r
  data arrival time                                                  3.23

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[15]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U169/Q (AND3X1)                               0.16       2.73 r
  sub_59_S2/U24/Q (XNOR2X1)                               0.25       2.98 r
  sub_59_S2/DIFF[28] (SeqMult_DW01_sub_8)                 0.00       2.98 r
  U1306/Q (AO222X1)                                       0.21       3.19 r
  P_reg_reg[28]/D (DFFX1)                                 0.03       3.22 r
  data arrival time                                                  3.22

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[28]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[19]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U137/QN (NOR2X0)                              0.13       2.32 r
  sub_59_S2/U17/Q (AND2X1)                                0.15       2.47 r
  sub_59_S2/U183/Q (AND2X1)                               0.14       2.61 r
  sub_59_S2/U186/Q (AND2X1)                               0.13       2.74 r
  sub_59_S2/U251/Q (XNOR2X1)                              0.23       2.98 r
  sub_59_S2/DIFF[19] (SeqMult_DW01_sub_8)                 0.00       2.98 r
  U1297/Q (AO222X1)                                       0.21       3.18 r
  P_reg_reg[19]/D (DFFX1)                                 0.03       3.22 r
  data arrival time                                                  3.22

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[19]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[14]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U152/Q (AND2X1)                               0.15       2.21 r
  sub_59_S2/U155/Q (AND2X1)                               0.14       2.36 r
  sub_59_S2/U182/Q (AND2X1)                               0.14       2.49 r
  sub_59_S2/U185/Q (AND2X1)                               0.14       2.63 r
  sub_59_S2/U158/ZN (INVX0)                               0.08       2.71 f
  sub_59_S2/U250/Q (XNOR2X1)                              0.23       2.94 r
  sub_59_S2/DIFF[14] (SeqMult_DW01_sub_8)                 0.00       2.94 r
  U1292/Q (AO222X1)                                       0.21       3.15 r
  P_reg_reg[14]/D (DFFX1)                                 0.03       3.18 r
  data arrival time                                                  3.18

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[14]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[18]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U137/QN (NOR2X0)                              0.13       2.32 r
  sub_59_S2/U17/Q (AND2X1)                                0.15       2.47 r
  sub_59_S2/U183/Q (AND2X1)                               0.14       2.61 r
  sub_59_S2/U160/ZN (INVX0)                               0.08       2.69 f
  sub_59_S2/U254/Q (XNOR2X1)                              0.23       2.92 r
  sub_59_S2/DIFF[18] (SeqMult_DW01_sub_8)                 0.00       2.92 r
  U1296/Q (AO222X1)                                       0.21       3.13 r
  P_reg_reg[18]/D (DFFX1)                                 0.03       3.16 r
  data arrival time                                                  3.16

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[18]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[31]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U36/QN (NAND2X1)                  0.16       2.32 r
  add_60/U24/QN (NOR2X0)                   0.14       2.47 f
  add_60/U2/QN (NAND3X0)                   0.17       2.63 r
  add_60/U42/QN (NOR2X0)                   0.12       2.75 f
  add_60/U80/Q (XOR2X1)                    0.19       2.94 r
  add_60/SUM[31] (SeqMult_DW01_inc_1)      0.00       2.94 r
  U1078/Q (AND2X1)                         0.12       3.06 r
  counter_reg[31]/D (DFFARX1)              0.03       3.09 r
  data arrival time                                   3.09

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[31]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -3.09
  -----------------------------------------------------------
  slack (MET)                                         0.75


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U10/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U128/ZN (INVX0)                               0.09       2.66 f
  sub_59_S2/U266/Q (XNOR2X1)                              0.23       2.89 r
  sub_59_S2/DIFF[24] (SeqMult_DW01_sub_8)                 0.00       2.89 r
  U1302/Q (AO222X1)                                       0.21       3.10 r
  P_reg_reg[24]/D (DFFX1)                                 0.03       3.13 r
  data arrival time                                                  3.13

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[24]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[21]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U16/Q (AND2X1)                                0.15       2.57 r
  sub_59_S2/U162/ZN (INVX0)                               0.08       2.65 f
  sub_59_S2/U253/Q (XNOR2X1)                              0.23       2.88 r
  sub_59_S2/DIFF[21] (SeqMult_DW01_sub_8)                 0.00       2.88 r
  U1299/Q (AO222X1)                                       0.21       3.09 r
  P_reg_reg[21]/D (DFFX1)                                 0.03       3.12 r
  data arrival time                                                  3.12

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[21]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[23]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U74/QN (NAND4X0)                          0.16       1.97 r
  add_51_S2_aco/U12/Q (OR2X1)                             0.19       2.15 r
  add_51_S2_aco/U239/QN (NAND2X0)                         0.12       2.27 f
  add_51_S2_aco/U103/Q (AO221X1)                          0.22       2.49 f
  add_51_S2_aco/U84/Q (AO21X1)                            0.19       2.68 f
  add_51_S2_aco/U32/Q (XOR2X1)                            0.21       2.89 r
  add_51_S2_aco/SUM[24] (SeqMult_DW01_add_3)              0.00       2.89 r
  U1117/Q (MUX21X1)                                       0.19       3.08 r
  Accumulator_reg[23]/D (DFFX1)                           0.03       3.12 r
  data arrival time                                                  3.12

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[23]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[11]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U152/Q (AND2X1)                               0.15       2.21 r
  sub_59_S2/U179/Q (AND2X1)                               0.14       2.36 r
  sub_59_S2/U18/Q (AND2X1)                                0.14       2.49 r
  sub_59_S2/U187/Q (AND2X1)                               0.13       2.62 r
  sub_59_S2/U252/Q (XNOR2X1)                              0.23       2.86 r
  sub_59_S2/DIFF[11] (SeqMult_DW01_sub_8)                 0.00       2.86 r
  U1289/Q (AO222X1)                                       0.21       3.07 r
  P_reg_reg[11]/D (DFFX1)                                 0.03       3.10 r
  data arrival time                                                  3.10

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[11]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[18]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U74/QN (NAND4X0)                          0.16       1.97 r
  add_51_S2_aco/U12/Q (OR2X1)                             0.19       2.15 r
  add_51_S2_aco/U156/QN (NAND2X0)                         0.12       2.27 f
  add_51_S2_aco/U149/QN (AOI21X1)                         0.22       2.49 r
  add_51_S2_aco/U407/Q (XOR2X1)                           0.21       2.70 r
  add_51_S2_aco/SUM[19] (SeqMult_DW01_add_3)              0.00       2.70 r
  U651/Z (NBUFFX2)                                        0.17       2.87 r
  U915/Q (MUX21X1)                                        0.16       3.03 r
  Accumulator_reg[18]/D (DFFX1)                           0.03       3.07 r
  data arrival time                                                  3.07

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[18]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[19]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U74/QN (NAND4X0)                          0.16       1.97 r
  add_51_S2_aco/U12/Q (OR2X1)                             0.19       2.15 r
  add_51_S2_aco/U239/QN (NAND2X0)                         0.12       2.27 f
  add_51_S2_aco/U112/QN (AOI21X1)                         0.22       2.50 r
  add_51_S2_aco/U406/Q (XOR2X1)                           0.21       2.71 r
  add_51_S2_aco/SUM[20] (SeqMult_DW01_add_3)              0.00       2.71 r
  U652/Z (NBUFFX2)                                        0.16       2.87 r
  U665/Q (MUX21X1)                                        0.16       3.03 r
  Accumulator_reg[19]/D (DFFX1)                           0.03       3.06 r
  data arrival time                                                  3.06

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[19]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[13]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U152/Q (AND2X1)                               0.15       2.21 r
  sub_59_S2/U155/Q (AND2X1)                               0.14       2.36 r
  sub_59_S2/U182/Q (AND2X1)                               0.14       2.49 r
  sub_59_S2/U159/ZN (INVX0)                               0.08       2.57 f
  sub_59_S2/U256/Q (XNOR2X1)                              0.23       2.81 r
  sub_59_S2/DIFF[13] (SeqMult_DW01_sub_8)                 0.00       2.81 r
  U1291/Q (AO222X1)                                       0.21       3.01 r
  P_reg_reg[13]/D (DFFX1)                                 0.03       3.05 r
  data arrival time                                                  3.05

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[13]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[10]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U152/Q (AND2X1)                               0.15       2.21 r
  sub_59_S2/U179/Q (AND2X1)                               0.14       2.36 r
  sub_59_S2/U18/Q (AND2X1)                                0.14       2.49 r
  sub_59_S2/U166/ZN (INVX0)                               0.08       2.57 f
  sub_59_S2/U255/Q (XNOR2X1)                              0.23       2.81 r
  sub_59_S2/DIFF[10] (SeqMult_DW01_sub_8)                 0.00       2.81 r
  U1288/Q (AO222X1)                                       0.21       3.01 r
  P_reg_reg[10]/D (DFFX1)                                 0.03       3.05 r
  data arrival time                                                  3.05

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[10]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[29]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U36/QN (NAND2X1)                  0.16       2.32 r
  add_60/U24/QN (NOR2X0)                   0.14       2.47 f
  add_60/U9/QN (NAND2X0)                   0.12       2.59 r
  add_60/U3/Q (XNOR2X1)                    0.26       2.85 r
  add_60/SUM[29] (SeqMult_DW01_inc_1)      0.00       2.85 r
  U1062/Q (AND2X1)                         0.12       2.97 r
  counter_reg[29]/D (DFFARX1)              0.03       3.00 r
  data arrival time                                   3.00

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[29]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -3.00
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[6]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U168/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U197/QN (NAND3X0)                         0.14       1.90 r
  add_51_S2_aco/U167/Q (OR2X1)                            0.16       2.05 r
  add_51_S2_aco/U278/QN (NAND2X0)                         0.08       2.13 f
  add_51_S2_aco/U343/QN (NAND2X0)                         0.10       2.23 r
  add_51_S2_aco/U100/Q (AO21X1)                           0.17       2.40 r
  add_51_S2_aco/U22/Q (XNOR2X1)                           0.26       2.66 r
  add_51_S2_aco/SUM[7] (SeqMult_DW01_add_3)               0.00       2.66 r
  U728/ZN (INVX0)                                         0.09       2.75 f
  U729/ZN (INVX0)                                         0.09       2.84 r
  U1127/Q (MUX21X1)                                       0.17       3.01 r
  Accumulator_reg[6]/D (DFFX1)                            0.03       3.04 r
  data arrival time                                                  3.04

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[6]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[22]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.28       0.28 r
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.28 r
  sub_43_S2/U108/ZN (INVX0)                               0.08       0.36 f
  sub_43_S2/U43/Q (AND4X1)                                0.20       0.56 f
  sub_43_S2/U89/Q (AND4X1)                                0.20       0.76 f
  sub_43_S2/U24/Q (AND2X1)                                0.15       0.91 f
  sub_43_S2/U15/Q (XOR2X1)                                0.22       1.13 f
  sub_43_S2/DIFF[18] (SeqMult_DW01_sub_9)                 0.00       1.13 f
  U1253/Q (AO222X1)                                       0.24       1.36 f
  mult_add_51_S2_aco/A[18] (SeqMult_DW02_mult_0)          0.00       1.36 f
  mult_add_51_S2_aco/U8/Q (AND2X1)                        0.13       1.50 f
  mult_add_51_S2_aco/PRODUCT[18] (SeqMult_DW02_mult_0)
                                                          0.00       1.50 f
  add_51_S2_aco/B[18] (SeqMult_DW01_add_3)                0.00       1.50 f
  add_51_S2_aco/U311/Q (OR2X1)                            0.16       1.66 f
  add_51_S2_aco/U137/ZN (INVX0)                           0.10       1.76 r
  add_51_S2_aco/U134/Q (AO221X1)                          0.16       1.92 r
  add_51_S2_aco/U224/Q (AND2X1)                           0.14       2.06 r
  add_51_S2_aco/U127/QN (NAND2X0)                         0.10       2.16 f
  add_51_S2_aco/U182/QN (NAND2X0)                         0.10       2.26 r
  add_51_S2_aco/U181/Q (AND2X1)                           0.14       2.40 r
  add_51_S2_aco/U252/QN (NAND2X0)                         0.10       2.50 f
  add_51_S2_aco/U328/ZN (INVX0)                           0.10       2.60 r
  add_51_S2_aco/U405/Q (XOR2X1)                           0.21       2.82 r
  add_51_S2_aco/SUM[23] (SeqMult_DW01_add_3)              0.00       2.82 r
  U1118/Q (MUX21X1)                                       0.18       3.00 r
  Accumulator_reg[22]/D (DFFX1)                           0.03       3.04 r
  data arrival time                                                  3.04

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[22]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.04
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[30]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U36/QN (NAND2X1)                  0.16       2.32 r
  add_60/U24/QN (NOR2X0)                   0.14       2.47 f
  add_60/U2/QN (NAND3X0)                   0.17       2.63 r
  add_60/U81/Q (XOR2X1)                    0.21       2.84 r
  add_60/SUM[30] (SeqMult_DW01_inc_1)      0.00       2.84 r
  U1061/Q (AND2X1)                         0.12       2.96 r
  counter_reg[30]/D (DFFARX1)              0.03       2.99 r
  data arrival time                                   2.99

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[30]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.99
  -----------------------------------------------------------
  slack (MET)                                         0.85


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[17]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U137/QN (NOR2X0)                              0.13       2.32 r
  sub_59_S2/U17/Q (AND2X1)                                0.15       2.47 r
  sub_59_S2/U157/ZN (INVX0)                               0.08       2.56 f
  sub_59_S2/U259/Q (XNOR2X1)                              0.23       2.79 r
  sub_59_S2/DIFF[17] (SeqMult_DW01_sub_8)                 0.00       2.79 r
  U1295/Q (AO222X1)                                       0.21       3.00 r
  P_reg_reg[17]/D (DFFX1)                                 0.03       3.03 r
  data arrival time                                                  3.03

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[17]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[10]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U169/QN (NOR2X0)                          0.10       1.81 f
  add_51_S2_aco/U229/QN (NAND2X0)                         0.10       1.91 r
  add_51_S2_aco/U96/Q (AND3X1)                            0.16       2.07 r
  add_51_S2_aco/U363/QN (NOR2X0)                          0.10       2.17 f
  add_51_S2_aco/U369/QN (NAND2X0)                         0.10       2.27 r
  add_51_S2_aco/U95/Q (AO22X1)                            0.16       2.43 r
  add_51_S2_aco/U24/Q (XOR2X1)                            0.21       2.64 r
  add_51_S2_aco/SUM[11] (SeqMult_DW01_add_3)              0.00       2.64 r
  U730/ZN (INVX0)                                         0.09       2.72 f
  U731/ZN (INVX0)                                         0.09       2.81 r
  U1124/Q (MUX21X1)                                       0.17       2.98 r
  Accumulator_reg[10]/D (DFFX1)                           0.03       3.01 r
  data arrival time                                                  3.01

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[10]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: A_reg_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[8]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[4]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[4]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[4] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U114/ZN (INVX0)                               0.10       0.39 r
  sub_43_S2/U97/ZN (INVX0)                                0.10       0.49 f
  sub_43_S2/U102/Q (OR2X1)                                0.15       0.65 f
  sub_43_S2/U64/Q (OR2X1)                                 0.14       0.79 f
  sub_43_S2/U85/Q (XNOR2X1)                               0.24       1.03 r
  sub_43_S2/DIFF[6] (SeqMult_DW01_sub_9)                  0.00       1.03 r
  U820/QN (NAND2X0)                                       0.09       1.12 f
  U823/QN (NAND3X0)                                       0.10       1.23 r
  mult_add_51_S2_aco/A[6] (SeqMult_DW02_mult_0)           0.00       1.23 r
  mult_add_51_S2_aco/U28/Q (AND2X1)                       0.15       1.38 r
  mult_add_51_S2_aco/PRODUCT[6] (SeqMult_DW02_mult_0)     0.00       1.38 r
  add_51_S2_aco/B[6] (SeqMult_DW01_add_3)                 0.00       1.38 r
  add_51_S2_aco/U92/ZN (INVX0)                            0.09       1.47 f
  add_51_S2_aco/U91/QN (NAND2X0)                          0.08       1.55 r
  add_51_S2_aco/U141/Q (AND3X1)                           0.16       1.72 r
  add_51_S2_aco/U36/QN (NOR2X0)                           0.11       1.82 f
  add_51_S2_aco/U118/Q (AO22X2)                           0.21       2.03 f
  add_51_S2_aco/U153/Q (OR2X1)                            0.17       2.20 f
  add_51_S2_aco/U163/QN (NAND2X0)                         0.09       2.29 r
  add_51_S2_aco/U279/QN (NOR2X0)                          0.11       2.40 f
  add_51_S2_aco/U399/Q (XOR2X1)                           0.21       2.61 r
  add_51_S2_aco/SUM[9] (SeqMult_DW01_add_3)               0.00       2.61 r
  U732/ZN (INVX0)                                         0.09       2.70 f
  U733/ZN (INVX0)                                         0.09       2.78 r
  U661/Q (MUX21X1)                                        0.17       2.95 r
  Accumulator_reg[8]/D (DFFX1)                            0.03       2.99 r
  data arrival time                                                  2.99

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[8]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[20]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_8 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U722/QN (NAND4X0)                                       0.16       0.37 r
  U1112/QN (NOR3X0)                                       0.15       0.53 f
  U828/QN (NAND4X0)                                       0.17       0.70 r
  U713/Q (OR2X2)                                          0.17       0.87 r
  U762/Z (NBUFFX2)                                        0.17       1.04 r
  U1040/ZN (INVX0)                                        0.10       1.15 f
  U904/Q (AND2X1)                                         0.17       1.32 f
  U1014/Z (NBUFFX2)                                       0.20       1.51 f
  U1190/Q (AO222X1)                                       0.31       1.82 f
  sub_59_S2/B[0] (SeqMult_DW01_sub_8)                     0.00       1.82 f
  sub_59_S2/U55/QN (NOR4X1)                               0.24       2.06 r
  sub_59_S2/U274/QN (NAND3X0)                             0.13       2.19 f
  sub_59_S2/U52/QN (NOR4X1)                               0.23       2.42 r
  sub_59_S2/U125/ZN (INVX0)                               0.09       2.51 f
  sub_59_S2/U258/Q (XNOR2X1)                              0.23       2.74 r
  sub_59_S2/DIFF[20] (SeqMult_DW01_sub_8)                 0.00       2.74 r
  U1298/Q (AO222X1)                                       0.21       2.95 r
  P_reg_reg[20]/D (DFFX1)                                 0.03       2.98 r
  data arrival time                                                  2.98

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  P_reg_reg[20]/CLK (DFFX1)                               0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[1]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1279/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[1]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[1]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[2]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1280/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[2]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[2]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[3]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1281/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[3]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[3]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[4]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1282/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[4]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[4]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[5]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1283/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[5]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[5]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[6]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1284/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[6]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[6]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[7]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1285/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[7]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[7]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[8]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1286/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[8]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[8]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[9]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1287/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[9]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[9]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[12]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1026/Z (NBUFFX2)                        0.21       2.68 r
  U1290/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[12]/D (DFFX1)                  0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[12]/CLK (DFFX1)                0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[0]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1028/Z (NBUFFX2)                        0.21       2.68 r
  U1278/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[0]/D (DFFX1)                   0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[0]/CLK (DFFX1)                 0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: counter_reg[27]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: P_reg_reg[16]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[27]/CLK (DFFARX1)            0.00       0.00 r
  counter_reg[27]/QN (DFFARX1)             0.23       0.23 r
  U686/QN (NAND2X0)                        0.12       0.35 f
  U849/QN (NOR2X0)                         0.12       0.47 r
  U1047/QN (NAND4X0)                       0.11       0.58 f
  U751/Z (DELLN2X2)                        0.99       1.57 f
  U901/QN (NOR2X0)                         0.11       1.67 r
  U684/Q (AND4X1)                          0.18       1.86 r
  U1276/QN (NAND2X1)                       0.20       2.05 f
  U1042/ZN (INVX0)                         0.20       2.26 r
  U851/Q (AND2X1)                          0.21       2.47 r
  U1027/Z (NBUFFX2)                        0.21       2.68 r
  U1294/Q (AO222X1)                        0.27       2.95 r
  P_reg_reg[16]/D (DFFX1)                  0.03       2.98 r
  data arrival time                                   2.98

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  P_reg_reg[16]/CLK (DFFX1)                0.00       4.00 r
  library setup time                      -0.12       3.88
  data required time                                  3.88
  -----------------------------------------------------------
  data required time                                  3.88
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.90


  Startpoint: A_reg_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[11]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[7]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[7]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[7] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U147/QN (NOR2X0)                              0.12       0.42 r
  sub_43_S2/U141/QN (NAND2X0)                             0.14       0.55 f
  sub_43_S2/U71/QN (NOR2X0)                               0.12       0.68 r
  sub_43_S2/U74/Q (AND2X1)                                0.13       0.81 r
  sub_43_S2/U96/Q (AND2X1)                                0.13       0.93 r
  sub_43_S2/U51/Q (XOR2X1)                                0.21       1.14 f
  sub_43_S2/DIFF[10] (SeqMult_DW01_sub_9)                 0.00       1.14 f
  U711/Q (AO222X1)                                        0.16       1.31 f
  mult_add_51_S2_aco/A[10] (SeqMult_DW02_mult_0)          0.00       1.31 f
  mult_add_51_S2_aco/U36/Q (AND2X1)                       0.14       1.45 f
  mult_add_51_S2_aco/PRODUCT[10] (SeqMult_DW02_mult_0)
                                                          0.00       1.45 f
  add_51_S2_aco/B[10] (SeqMult_DW01_add_3)                0.00       1.45 f
  add_51_S2_aco/U56/Q (OR2X1)                             0.18       1.62 f
  add_51_S2_aco/U203/Q (AND3X1)                           0.19       1.81 f
  add_51_S2_aco/U231/ZN (INVX0)                           0.11       1.92 r
  add_51_S2_aco/U211/ZN (INVX0)                           0.08       2.00 f
  add_51_S2_aco/U210/Q (AND2X1)                           0.13       2.13 f
  add_51_S2_aco/U208/QN (NAND2X0)                         0.10       2.23 r
  add_51_S2_aco/U102/QN (NAND3X0)                         0.11       2.34 f
  add_51_S2_aco/U27/Q (XNOR2X1)                           0.27       2.61 r
  add_51_S2_aco/SUM[12] (SeqMult_DW01_add_3)              0.00       2.61 r
  U650/Z (NBUFFX2)                                        0.17       2.78 r
  U662/Q (MUX21X1)                                        0.16       2.95 r
  Accumulator_reg[11]/D (DFFX1)                           0.03       2.98 r
  data arrival time                                                  2.98

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[11]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.98
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: A_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[12]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[0]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[0] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U41/ZN (INVX0)                                0.10       0.41 r
  sub_43_S2/U25/Q (AND4X1)                                0.20       0.61 r
  sub_43_S2/U139/ZN (INVX0)                               0.10       0.71 f
  sub_43_S2/U93/QN (NOR2X0)                               0.12       0.83 r
  sub_43_S2/U61/Q (XOR2X1)                                0.22       1.05 f
  sub_43_S2/DIFF[5] (SeqMult_DW01_sub_9)                  0.00       1.05 f
  U815/QN (NAND2X0)                                       0.10       1.15 r
  U818/QN (NAND3X0)                                       0.10       1.24 f
  mult_add_51_S2_aco/A[5] (SeqMult_DW02_mult_0)           0.00       1.24 f
  mult_add_51_S2_aco/U18/Q (AND2X1)                       0.16       1.40 f
  mult_add_51_S2_aco/PRODUCT[5] (SeqMult_DW02_mult_0)     0.00       1.40 f
  add_51_S2_aco/B[5] (SeqMult_DW01_add_3)                 0.00       1.40 f
  add_51_S2_aco/U300/Q (OR2X1)                            0.16       1.56 f
  add_51_S2_aco/U141/Q (AND3X1)                           0.15       1.71 f
  add_51_S2_aco/U36/QN (NOR2X0)                           0.12       1.83 r
  add_51_S2_aco/U228/QN (NAND2X0)                         0.09       1.92 f
  add_51_S2_aco/U128/QN (AOI21X1)                         0.22       2.14 r
  add_51_S2_aco/U388/QN (NAND2X0)                         0.09       2.23 f
  add_51_S2_aco/U110/Q (AO21X1)                           0.18       2.41 f
  add_51_S2_aco/U80/Q (XOR3X1)                            0.19       2.60 r
  add_51_S2_aco/SUM[13] (SeqMult_DW01_add_3)              0.00       2.60 r
  U725/ZN (INVX0)                                         0.08       2.68 f
  U726/ZN (INVX0)                                         0.09       2.77 r
  U1123/Q (MUX21X1)                                       0.17       2.94 r
  Accumulator_reg[12]/D (DFFX1)                           0.03       2.97 r
  data arrival time                                                  2.97

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[12]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[16]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U254/Q (OR2X1)                            0.18       1.67 r
  add_51_S2_aco/U213/Q (AND3X1)                           0.16       1.83 r
  add_51_S2_aco/U150/QN (NAND4X0)                         0.11       1.95 f
  add_51_S2_aco/U138/Q (AND4X1)                           0.22       2.17 f
  add_51_S2_aco/U207/QN (NAND2X0)                         0.13       2.30 r
  add_51_S2_aco/U390/QN (NAND2X0)                         0.09       2.39 f
  add_51_S2_aco/U389/QN (NAND2X0)                         0.11       2.51 r
  add_51_S2_aco/U408/Q (XOR2X1)                           0.22       2.73 r
  add_51_S2_aco/SUM[17] (SeqMult_DW01_add_3)              0.00       2.73 r
  U1120/Q (MUX21X1)                                       0.18       2.92 r
  Accumulator_reg[16]/D (DFFX1)                           0.03       2.95 r
  data arrival time                                                  2.95

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[16]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.93


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[17]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U161/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U200/QN (NAND2X0)                         0.10       1.76 f
  add_51_S2_aco/U372/QN (NAND4X0)                         0.12       1.88 r
  add_51_S2_aco/U81/QN (NAND2X0)                          0.10       1.98 f
  add_51_S2_aco/U12/Q (OR2X1)                             0.17       2.15 f
  add_51_S2_aco/U68/Q (AND2X1)                            0.14       2.29 f
  add_51_S2_aco/U129/QN (AOI21X1)                         0.21       2.49 r
  add_51_S2_aco/U29/Q (XOR2X1)                            0.21       2.70 r
  add_51_S2_aco/SUM[18] (SeqMult_DW01_add_3)              0.00       2.70 r
  U664/Q (MUX21X1)                                        0.19       2.89 r
  Accumulator_reg[17]/D (DFFX1)                           0.03       2.93 r
  data arrival time                                                  2.93

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[17]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.95


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[20]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U254/Q (OR2X1)                            0.18       1.67 r
  add_51_S2_aco/U213/Q (AND3X1)                           0.16       1.83 r
  add_51_S2_aco/U150/QN (NAND4X0)                         0.11       1.95 f
  add_51_S2_aco/U138/Q (AND4X1)                           0.22       2.17 f
  add_51_S2_aco/U238/QN (NAND2X0)                         0.12       2.28 r
  add_51_S2_aco/U75/QN (NAND2X0)                          0.09       2.38 f
  add_51_S2_aco/U272/QN (NAND2X0)                         0.11       2.48 r
  add_51_S2_aco/U7/Q (XOR2X2)                             0.21       2.70 r
  add_51_S2_aco/SUM[21] (SeqMult_DW01_add_3)              0.00       2.70 r
  U1119/Q (MUX21X1)                                       0.18       2.88 r
  Accumulator_reg[20]/D (DFFX1)                           0.03       2.91 r
  data arrival time                                                  2.91

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[20]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.32       0.32 r
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.32 r
  add_60/U29/QN (NAND2X1)                  0.14       0.46 f
  add_60/U12/QN (NOR2X0)                   0.16       0.62 r
  add_60/U33/QN (NAND2X1)                  0.14       0.77 f
  add_60/U10/QN (NOR2X0)                   0.17       0.93 r
  add_60/U18/QN (NAND2X1)                  0.14       1.07 f
  add_60/U11/QN (NOR2X0)                   0.17       1.24 r
  add_60/U21/QN (NAND2X1)                  0.14       1.38 f
  add_60/U15/QN (NOR2X0)                   0.17       1.55 r
  add_60/U26/QN (NAND2X1)                  0.14       1.69 f
  add_60/U13/QN (NOR2X0)                   0.17       1.86 r
  add_60/U30/QN (NAND2X1)                  0.14       2.00 f
  add_60/U16/QN (NOR2X0)                   0.17       2.16 r
  add_60/U36/QN (NAND2X1)                  0.14       2.31 f
  add_60/U24/QN (NOR2X0)                   0.16       2.47 r
  add_60/U4/Q (XOR2X1)                     0.22       2.69 r
  add_60/SUM[28] (SeqMult_DW01_inc_1)      0.00       2.69 r
  U1063/Q (AND2X1)                         0.12       2.81 r
  counter_reg[28]/D (DFFARX1)              0.03       2.84 r
  data arrival time                                   2.84

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[28]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.84
  -----------------------------------------------------------
  slack (MET)                                         1.00


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[27]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U36/QN (NAND2X1)                  0.16       2.32 r
  add_60/U43/QN (NOR2X0)                   0.12       2.44 f
  add_60/U83/Q (XOR2X1)                    0.19       2.63 r
  add_60/SUM[27] (SeqMult_DW01_inc_1)      0.00       2.63 r
  U1060/Q (AND2X1)                         0.12       2.75 r
  counter_reg[27]/D (DFFARX1)              0.03       2.78 r
  data arrival time                                   2.78

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[27]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         1.06


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[9]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U179/QN (NAND2X0)                         0.11       1.77 f
  add_51_S2_aco/U187/Q (AND2X1)                           0.15       1.93 f
  add_51_S2_aco/U198/QN (NAND2X0)                         0.12       2.04 r
  add_51_S2_aco/U393/QN (NAND2X0)                         0.10       2.14 f
  add_51_S2_aco/U145/QN (NAND3X0)                         0.13       2.28 r
  add_51_S2_aco/U259/Q (XNOR2X1)                          0.28       2.56 r
  add_51_S2_aco/SUM[10] (SeqMult_DW01_add_3)              0.00       2.56 r
  U1125/Q (MUX21X1)                                       0.19       2.75 r
  Accumulator_reg[9]/D (DFFX1)                            0.03       2.78 r
  data arrival time                                                  2.78

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[9]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: A_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Accumulator_reg[15]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_9 8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A_reg_reg[6]/CLK (DFFX1)                                0.00       0.00 r
  A_reg_reg[6]/Q (DFFX1)                                  0.30       0.30 f
  sub_43_S2/B[6] (SeqMult_DW01_sub_9)                     0.00       0.30 f
  sub_43_S2/U79/QN (NOR2X0)                               0.13       0.43 r
  sub_43_S2/U80/Q (AND2X1)                                0.15       0.58 r
  sub_43_S2/U78/Q (AND2X1)                                0.14       0.71 r
  sub_43_S2/U72/Q (AND3X1)                                0.15       0.86 r
  sub_43_S2/U47/QN (NAND2X0)                              0.10       0.96 f
  sub_43_S2/U52/Q (XOR2X1)                                0.19       1.15 r
  sub_43_S2/DIFF[14] (SeqMult_DW01_sub_9)                 0.00       1.15 r
  U763/QN (NAND2X0)                                       0.08       1.23 f
  U752/QN (NAND2X0)                                       0.10       1.33 r
  mult_add_51_S2_aco/A[14] (SeqMult_DW02_mult_0)          0.00       1.33 r
  mult_add_51_S2_aco/U27/Q (AND2X1)                       0.16       1.49 r
  mult_add_51_S2_aco/PRODUCT[14] (SeqMult_DW02_mult_0)
                                                          0.00       1.49 r
  add_51_S2_aco/B[14] (SeqMult_DW01_add_3)                0.00       1.49 r
  add_51_S2_aco/U254/Q (OR2X1)                            0.18       1.67 r
  add_51_S2_aco/U213/Q (AND3X1)                           0.16       1.83 r
  add_51_S2_aco/U150/QN (NAND4X0)                         0.11       1.95 f
  add_51_S2_aco/U138/Q (AND4X1)                           0.22       2.17 f
  add_51_S2_aco/U207/QN (NAND2X0)                         0.13       2.30 r
  add_51_S2_aco/U165/Q (XOR2X1)                           0.24       2.54 r
  add_51_S2_aco/SUM[16] (SeqMult_DW01_add_3)              0.00       2.54 r
  U1121/Q (MUX21X1)                                       0.19       2.73 r
  Accumulator_reg[15]/D (DFFX1)                           0.03       2.76 r
  data arrival time                                                  2.76

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[15]/CLK (DFFX1)                         0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[26]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U36/QN (NAND2X1)                  0.16       2.32 r
  add_60/U84/Q (XOR2X1)                    0.21       2.53 r
  add_60/SUM[26] (SeqMult_DW01_inc_1)      0.00       2.53 r
  U1059/Q (AND2X1)                         0.12       2.65 r
  counter_reg[26]/D (DFFARX1)              0.03       2.68 r
  data arrival time                                   2.68

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[26]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         1.15


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[4]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U179/QN (NAND2X0)                         0.11       1.77 f
  add_51_S2_aco/U187/Q (AND2X1)                           0.15       1.93 f
  add_51_S2_aco/U198/QN (NAND2X0)                         0.12       2.04 r
  add_51_S2_aco/U394/QN (NAND2X0)                         0.09       2.14 f
  add_51_S2_aco/U341/QN (NAND2X0)                         0.11       2.25 r
  add_51_S2_aco/U402/Q (XOR2X1)                           0.23       2.48 r
  add_51_S2_aco/SUM[5] (SeqMult_DW01_add_3)               0.00       2.48 r
  U1129/Q (MUX21X1)                                       0.19       2.67 r
  Accumulator_reg[4]/D (DFFX1)                            0.03       2.71 r
  data arrival time                                                  2.71

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[4]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[25]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.35       0.35 f
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.35 f
  add_60/U29/QN (NAND2X1)                  0.15       0.50 r
  add_60/U12/QN (NOR2X0)                   0.14       0.64 f
  add_60/U33/QN (NAND2X1)                  0.16       0.80 r
  add_60/U10/QN (NOR2X0)                   0.15       0.95 f
  add_60/U18/QN (NAND2X1)                  0.16       1.11 r
  add_60/U11/QN (NOR2X0)                   0.15       1.25 f
  add_60/U21/QN (NAND2X1)                  0.16       1.41 r
  add_60/U15/QN (NOR2X0)                   0.15       1.56 f
  add_60/U26/QN (NAND2X1)                  0.16       1.72 r
  add_60/U13/QN (NOR2X0)                   0.15       1.86 f
  add_60/U30/QN (NAND2X1)                  0.16       2.02 r
  add_60/U16/QN (NOR2X0)                   0.15       2.17 f
  add_60/U73/QN (NAND2X0)                  0.13       2.29 r
  add_60/U85/Q (XOR2X1)                    0.19       2.48 r
  add_60/SUM[25] (SeqMult_DW01_inc_1)      0.00       2.48 r
  U1064/Q (AND2X1)                         0.12       2.60 r
  counter_reg[25]/D (DFFARX1)              0.03       2.63 r
  data arrival time                                   2.63

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[25]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.63
  -----------------------------------------------------------
  slack (MET)                                         1.20


  Startpoint: B_reg_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: multiplier_reg[28]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_sub_4 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  B_reg_reg[0]/CLK (DFFX1)                                0.00       0.00 r
  B_reg_reg[0]/Q (DFFX1)                                  0.32       0.32 f
  sub_46_S2/B[0] (SeqMult_DW01_sub_4)                     0.00       0.32 f
  sub_46_S2/U36/QN (NOR4X1)                               0.24       0.56 r
  sub_46_S2/U41/Q (AND4X1)                                0.18       0.74 r
  sub_46_S2/U26/Q (AND3X1)                                0.17       0.91 r
  sub_46_S2/U33/Q (AND2X1)                                0.15       1.06 r
  sub_46_S2/U43/Q (AND2X1)                                0.14       1.20 r
  sub_46_S2/U44/Q (AND2X1)                                0.14       1.35 r
  sub_46_S2/U46/Q (AND2X1)                                0.15       1.50 r
  sub_46_S2/U45/Q (AND2X1)                                0.15       1.65 r
  sub_46_S2/U40/Q (AND2X1)                                0.14       1.79 r
  sub_46_S2/U66/Q (AND2X1)                                0.13       1.92 r
  sub_46_S2/U9/Q (XNOR2X1)                                0.23       2.15 r
  sub_46_S2/DIFF[29] (SeqMult_DW01_sub_4)                 0.00       2.15 r
  U1137/Q (AO222X1)                                       0.26       2.41 r
  U1138/Q (MUX21X1)                                       0.21       2.62 r
  multiplier_reg[28]/D (DFFX1)                            0.03       2.65 r
  data arrival time                                                  2.65

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  multiplier_reg[28]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.65
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: counter_reg[22]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[5]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[22]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[22]/QN (DFFARX1)                            0.21       0.21 f
  U1046/QN (NAND4X0)                                      0.16       0.37 r
  U849/QN (NOR2X0)                                        0.10       0.47 f
  U1047/QN (NAND4X0)                                      0.12       0.59 r
  U810/Q (OR2X1)                                          0.15       0.75 r
  U809/QN (NOR2X0)                                        0.09       0.84 f
  U717/Q (AO22X1)                                         0.18       1.02 f
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.02 f
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.18       1.20 f
  mult_add_51_S2_aco/U35/Q (AND2X1)                       0.15       1.35 f
  mult_add_51_S2_aco/PRODUCT[2] (SeqMult_DW02_mult_0)     0.00       1.35 f
  add_51_S2_aco/B[2] (SeqMult_DW01_add_3)                 0.00       1.35 f
  add_51_S2_aco/U306/Q (OR2X1)                            0.16       1.51 f
  add_51_S2_aco/U236/Q (AND2X1)                           0.16       1.67 f
  add_51_S2_aco/U168/QN (NAND2X0)                         0.10       1.77 r
  add_51_S2_aco/U197/QN (NAND3X0)                         0.12       1.89 f
  add_51_S2_aco/U380/QN (NOR2X0)                          0.11       2.01 r
  add_51_S2_aco/U83/Q (OA21X1)                            0.18       2.19 r
  add_51_S2_aco/U401/Q (XOR2X1)                           0.21       2.40 r
  add_51_S2_aco/SUM[6] (SeqMult_DW01_add_3)               0.00       2.40 r
  U1128/Q (MUX21X1)                                       0.18       2.58 r
  Accumulator_reg[5]/D (DFFX1)                            0.03       2.62 r
  data arrival time                                                  2.62

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[5]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: counter_reg[29]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: Accumulator_reg[7]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW02_mult_0
                     8000                  saed90nm_typ_ht
  SeqMult_DW01_add_3 8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internalClk (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  counter_reg[29]/CLK (DFFARX1)                           0.00       0.00 r
  counter_reg[29]/Q (DFFARX1)                             0.34       0.34 f
  U1006/QN (NOR2X0)                                       0.11       0.45 r
  U902/QN (NAND2X0)                                       0.09       0.54 f
  U1007/QN (NOR2X0)                                       0.10       0.65 r
  U1045/QN (NAND4X0)                                      0.11       0.76 f
  U809/QN (NOR2X0)                                        0.11       0.87 r
  U717/Q (AO22X1)                                         0.18       1.04 r
  mult_add_51_S2_aco/B[0] (SeqMult_DW02_mult_0)           0.00       1.04 r
  mult_add_51_S2_aco/U26/Z (NBUFFX2)                      0.17       1.21 r
  mult_add_51_S2_aco/U30/Q (AND2X1)                       0.15       1.36 r
  mult_add_51_S2_aco/PRODUCT[3] (SeqMult_DW02_mult_0)     0.00       1.36 r
  add_51_S2_aco/B[3] (SeqMult_DW01_add_3)                 0.00       1.36 r
  add_51_S2_aco/U41/Q (OR2X1)                             0.15       1.51 r
  add_51_S2_aco/U236/Q (AND2X1)                           0.15       1.66 r
  add_51_S2_aco/U179/QN (NAND2X0)                         0.11       1.77 f
  add_51_S2_aco/U90/QN (NAND4X0)                          0.16       1.93 r
  add_51_S2_aco/U396/QN (NAND2X0)                         0.10       2.04 f
  add_51_S2_aco/U370/QN (NAND2X0)                         0.12       2.16 r
  add_51_S2_aco/U400/Q (XOR2X1)                           0.23       2.39 r
  add_51_S2_aco/SUM[8] (SeqMult_DW01_add_3)               0.00       2.39 r
  U1126/Q (MUX21X1)                                       0.19       2.57 r
  Accumulator_reg[7]/D (DFFX1)                            0.03       2.60 r
  data arrival time                                                  2.60

  clock internalClk (rise edge)                           4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  Accumulator_reg[7]/CLK (DFFX1)                          0.00       4.00 r
  library setup time                                     -0.12       3.88
  data required time                                                 3.88
  --------------------------------------------------------------------------
  data required time                                                 3.88
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: counter_reg[0]
              (rising edge-triggered flip-flop clocked by internalClk)
  Endpoint: counter_reg[24]
            (rising edge-triggered flip-flop clocked by internalClk)
  Path Group: internalClk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SeqMult            35000                 saed90nm_typ_ht
  SeqMult_DW01_inc_1 8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internalClk (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  counter_reg[0]/CLK (DFFARX1)             0.00       0.00 r
  counter_reg[0]/Q (DFFARX1)               0.32       0.32 r
  add_60/A[0] (SeqMult_DW01_inc_1)         0.00       0.32 r
  add_60/U29/QN (NAND2X1)                  0.14       0.46 f
  add_60/U12/QN (NOR2X0)                   0.16       0.62 r
  add_60/U33/QN (NAND2X1)                  0.14       0.77 f
  add_60/U10/QN (NOR2X0)                   0.17       0.93 r
  add_60/U18/QN (NAND2X1)                  0.14       1.07 f
  add_60/U11/QN (NOR2X0)                   0.17       1.24 r
  add_60/U21/QN (NAND2X1)                  0.14       1.38 f
  add_60/U15/QN (NOR2X0)                   0.17       1.55 r
  add_60/U26/QN (NAND2X1)                  0.14       1.69 f
  add_60/U13/QN (NOR2X0)                   0.17       1.86 r
  add_60/U30/QN (NAND2X1)                  0.14       2.00 f
  add_60/U16/QN (NOR2X0)                   0.17       2.16 r
  add_60/U41/Q (XOR2X1)                    0.22       2.38 r
  add_60/SUM[24] (SeqMult_DW01_inc_1)      0.00       2.38 r
  U1065/Q (AND2X1)                         0.12       2.50 r
  counter_reg[24]/D (DFFARX1)              0.03       2.53 r
  data arrival time                                   2.53

  clock internalClk (rise edge)            4.00       4.00
  clock network delay (ideal)              0.00       4.00
  counter_reg[24]/CLK (DFFARX1)            0.00       4.00 r
  library setup time                      -0.16       3.84
  data required time                                  3.84
  -----------------------------------------------------------
  data required time                                  3.84
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                         1.30


1
