Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan 18 16:43:33 2025
| Host         : LAPTOP-I4I07TAE running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file digilent_arty_s7_control_sets.rpt
| Design       : digilent_arty_s7
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   201 |
|    Minimum number of control sets                        |   201 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   527 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   201 |
| >= 0 to < 4        |    17 |
| >= 4 to < 6        |    47 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |    15 |
| >= 16              |    94 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             736 |          280 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             915 |          348 |
| Yes          | No                    | No                     |            2800 |         1000 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1218 |          435 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                         Enable Signal                                         |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk       |                                                                                               | soc_basesoc_sdram_twtrcon_ready_i_1_n_0                                 |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine3_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine2_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine4_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine1_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_trrdcon_ready_i_1_n_0                                 |                1 |              1 |         1.00 |
|  sys_clk       | soc_basesoc_sdram_tfawcon_ready_reg0                                                          | soc_basesoc_sdram_tfawcon_ready_i_1_n_0                                 |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine0_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine6_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine5_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  sys_clk       | soc_basesoc_serial_tx_rs232phytx_next_value_ce1                                               | sys_rst                                                                 |                1 |              1 |         1.00 |
|  idelay_clk    |                                                                                               |                                                                         |                1 |              1 |         1.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine7_twtpcon_ready_i_1_n_0                    |                1 |              1 |         1.00 |
|  idelay_clk    |                                                                                               | soc_builder_xilinxasyncresetsynchronizerimpl0_async_reset               |                1 |              2 |         2.00 |
|  sys_clk       |                                                                                               | soc_builder_xilinxasyncresetsynchronizerimpl0_async_reset               |                1 |              2 |         2.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_writes_reg_0_31_0_0_i_2_n_0                           |                                                                         |                1 |              2 |         2.00 |
|  sys_clk       | VexRiscv/_zz_iBus_rsp_valid                                                                   | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |                1 |              3 |         3.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/when_FpuDiv_l48                                            | VexRiscv/FpuPlugin_fpu/div_divider/div_divider_io_input_ready           |                1 |              4 |         4.00 |
|  sys_clk       | storage_reg_0_15_0_5_i_1_n_0                                                                  | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine2_next_state                                                   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine1_next_state                                                   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_9[0] | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/mul_result_mulToAdd_ready                                  | VexRiscv/FpuPlugin_fpu/div_divider/mul_result_mulToAdd_rValid_reg_0     |                3 |              4 |         1.33 |
|  sys_clk       | soc_builder_basesoc_bankmachine4_next_state                                                   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/E[0]                                                          | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_done                                                                                      | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine5_next_state                                                   | sys_rst                                                                 |                3 |              4 |         1.33 |
|  sys_clk       | soc_builder_basesoc_bankmachine6_next_state                                                   | sys_rst                                                                 |                3 |              4 |         1.33 |
|  sys_clk       | soc_basesoc_tx_tick                                                                           | soc_basesoc_tx_phase[31]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine7_next_state                                                   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_wrport_we__0                                                         | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                    | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_0 |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_sdram_time1[3]_i_1_n_0                                                            | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank2_out0_re                                                    | sys_rst                                                                 |                3 |              4 |         1.33 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_syncfifo_re                                                          | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_8[0] | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_basesoc_rx_tick                                                                           | soc_basesoc_rx_phase[31]_i_1_n_0                                        |                1 |              4 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine1_trascon_count[1]_i_1_n_0                 |                1 |              4 |         4.00 |
|  idelay_clk    | soc_crg_reset_counter[3]_i_1_n_0                                                              | idelay_rst                                                              |                1 |              4 |         4.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_rdport_re                                                            | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_choose_req_grant_reg[0][0]                  | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine5_trccon_ready_i_1_n_0                     |                2 |              4 |         2.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine3_next_state                                                   | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface2_bank_bus_dat_r[3]_i_1_n_0          |                1 |              4 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine6_trascon_count[1]_i_1_n_0                 |                1 |              4 |         4.00 |
|  sys_clk       | soc_builder_basesoc_bankmachine0_next_state                                                   | sys_rst                                                                 |                3 |              4 |         1.33 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_7[0] | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_basesoc_sdram_choose_req_grant_reg[1][0]                  | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine7_trccon_ready_i_1_n_0                     |                1 |              4 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_5[0] | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       | soc_builder_basesoc_multiplexer_next_state                                                    | sys_rst                                                                 |                2 |              4 |         2.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine3_trccon_ready_i_1_n_0                     |                1 |              4 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine0_trccon_ready_i_1_n_0                     |                2 |              4 |         2.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_6[0] | sys_rst                                                                 |                1 |              4 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine2_trascon_count[1]_i_1_n_0                 |                2 |              4 |         2.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_bankmachine4_trccon_ready_i_1_n_0                     |                2 |              4 |         2.00 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                    | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0          |                3 |              5 |         1.67 |
|  sys_clk       |                                                                                               | VexRiscv/FpuPlugin_fpu/writeback_input_payload_NX_i_1_n_0               |                3 |              5 |         1.67 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                                     |                                                                         |                2 |              5 |         2.50 |
|  sys_clk       | soc_basesoc_sdram_zqcs_executer_trigger[4]_i_1_n_0                                            | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                    | sys_rst                                                                 |                2 |              5 |         2.50 |
|  sys_clk       | soc_basesoc_sdram_time0[4]_i_1_n_0                                                            | sys_rst                                                                 |                3 |              5 |         1.67 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank1_half_sys8x_taps0_re                                        | sys_rst                                                                 |                1 |              5 |         5.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/shortPip_fsm_shift_by                                                  | VexRiscv/FpuPlugin_fpu/shortPip_fsm_shift_by[5]_i_1_n_0                 |                4 |              6 |         1.50 |
|  sys_clk       | soc_basesoc_sdram_sequencer_trigger                                                           | sys_rst                                                                 |                1 |              6 |         6.00 |
|  sys_clk       |                                                                                               | VexRiscv/dataCache_1/SR[0]                                              |                2 |              6 |         3.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/load_s1_fsm_boot32_out                                                 |                                                                         |                5 |              6 |         1.20 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector1_command_storage[5]_i_1_n_0                                   | sys_rst                                                                 |                3 |              6 |         2.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi2_command0_re                                       | sys_rst                                                                 |                4 |              6 |         1.50 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi0_command0_re                                       | sys_rst                                                                 |                4 |              6 |         1.50 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_FpuCore_l163                                                      | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |                2 |              6 |         3.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi3_command0_re                                       | sys_rst                                                                 |                1 |              6 |         6.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                                    | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351              |                2 |              7 |         3.50 |
|  sys_clk       | soc_basesoc_tx_data1_in0                                                                      |                                                                         |                1 |              7 |         7.00 |
|  sys_clk       |                                                                                               | VexRiscv/FpuPlugin_fpu/roundBack_input_payload_exactMask[23]_i_1_n_0    |                3 |              7 |         2.33 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/rf_scoreboards_0_targetWrite_valid                         |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       |                                                                                               | VexRiscv/FpuPlugin_fpu/roundBack_input_payload_exactMask[16]_i_1_n_0    |                2 |              8 |         4.00 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface5_bank_bus_dat_r[7]_i_1_n_0          |                3 |              8 |         2.67 |
|  sys_clk       | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                        | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |                3 |              8 |         2.67 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_control0_re                                           | sys_rst                                                                 |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_rdport_re                                                            |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_uart_tx_fifo_syncfifo_re                                                          |                                                                         |                2 |              8 |         4.00 |
|  soc_crg_clkin |                                                                                               |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       | soc_basesoc_rx_data_rs232phyrx_next_value_ce1                                                 |                                                                         |                2 |              8 |         4.00 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_timer_count1[9]_i_1_n_0                               |                2 |             10 |         5.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/decode_load_ready                                                      |                                                                         |                2 |             10 |         5.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/decode_load_s2mPipe_m2sPipe_rData_i2f_i_1_n_0                          |                                                                         |                2 |             10 |         5.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/rf_scoreboards_0_hitWrite_valid                                        |                                                                         |                3 |             10 |         3.33 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/decode_load_s2mPipe_ready                                              |                                                                         |                3 |             10 |         3.33 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_FpuCore_l551                                                      |                                                                         |                3 |             10 |         3.33 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/streamFork_1_io_outputs_1_ready                                        |                                                                         |                5 |             10 |         2.00 |
|  sys_clk       | soc_basesoc_sdram_bankmachine5_row_col_n_addr_sel                                             | sys_rst                                                                 |                2 |             14 |         7.00 |
|  sys_clk       | soc_basesoc_sdram_bankmachine2_row_col_n_addr_sel                                             | sys_rst                                                                 |                4 |             14 |         3.50 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_FpuCore_l525                                                      | VexRiscv/FpuPlugin_fpu/load_s1_fsm_shift_output[15]_i_1_n_0             |                4 |             14 |         3.50 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/E[0]                                                       |                                                                         |                7 |             14 |         2.00 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector3_address_storage[13]_i_1_n_0                                  |                                                                         |                3 |             14 |         4.67 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi2_address0_re                                       |                                                                         |                4 |             14 |         3.50 |
|  sys_clk       | soc_basesoc_sdram_bankmachine3_row_col_n_addr_sel                                             | sys_rst                                                                 |                4 |             14 |         3.50 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi1_address0_re                                       |                                                                         |                4 |             14 |         3.50 |
|  sys_clk       | soc_basesoc_sdram_bankmachine4_row[13]_i_1_n_0                                                | sys_rst                                                                 |                5 |             14 |         2.80 |
|  sys_clk       | soc_basesoc_sdram_bankmachine6_row[13]_i_1_n_0                                                | sys_rst                                                                 |                5 |             14 |         2.80 |
|  sys_clk       | soc_basesoc_sdram_bankmachine0_row_col_n_addr_sel                                             | sys_rst                                                                 |                4 |             14 |         3.50 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_adr_wishbone2csr_next_value_ce1           | FSM_onehot_soc_builder_basesoc_wishbone2csr_state_reg_n_0_[1]           |                3 |             14 |         4.67 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi0_address0_re                                       |                                                                         |                3 |             14 |         4.67 |
|  sys_clk       | soc_basesoc_sdram_bankmachine1_row[13]_i_1_n_0                                                | sys_rst                                                                 |                2 |             14 |         7.00 |
|  sys_clk       | soc_basesoc_sdram_bankmachine7_row_col_n_addr_sel                                             | sys_rst                                                                 |                3 |             14 |         4.67 |
|  sys_clk       | storage_reg_0_15_0_5_i_1_n_0                                                                  |                                                                         |                2 |             16 |         8.00 |
|  sys_clk       | soc_basesoc_uart_rx_fifo_wrport_we__0                                                         |                                                                         |                2 |             16 |         8.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_FpuCore_l525                                                      |                                                                         |                7 |             17 |         2.43 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_count_reg_9_sn_1                                  | VexRiscv/IBusCachedPlugin_cache/FDPE_1                                  |                5 |             20 |         4.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/shifter[23]_i_1_n_0                                        |                                                                         |               11 |             21 |         1.91 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/add_shifter_output_ready                                   | VexRiscv/FpuPlugin_fpu/div_divider/SR[0]                                |               13 |             22 |         1.69 |
|  sys_clk       | soc_basesoc_sdram_bankmachine7_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine1_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine3_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                6 |             23 |         3.83 |
|  sys_clk       | soc_basesoc_sdram_bankmachine0_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/sqrt_sqrt/x[22]_i_1_n_0                                                |                                                                         |                6 |             23 |         3.83 |
|  sys_clk       | soc_basesoc_sdram_bankmachine5_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                7 |             23 |         3.29 |
|  sys_clk       | soc_basesoc_sdram_bankmachine6_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                8 |             23 |         2.88 |
|  sys_clk       | soc_basesoc_sdram_bankmachine4_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                6 |             23 |         3.83 |
|  sys_clk       | soc_basesoc_sdram_bankmachine2_cmd_buffer_sink_ready                                          | sys_rst                                                                 |                8 |             23 |         2.88 |
|  sys_clk       | soc_a7ddrphy_bitslip0_value30                                                                 | soc_a7ddrphy_bitslip7_value1                                            |               13 |             24 |         1.85 |
|  sys_clk       |                                                                                               | soc_count[0]_i_1_n_0                                                    |                6 |             24 |         4.00 |
|  sys_clk       | soc_a7ddrphy_bitslip8_value10                                                                 | soc_a7ddrphy_bitslip15_value1                                           |               13 |             24 |         1.85 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/when_FpuDiv_l48                                            |                                                                         |               10 |             25 |         2.50 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                                |                                                                         |               11 |             27 |         2.45 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_zqcs_timer_count1[0]_i_1_n_0                          |                7 |             27 |         3.86 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_769_reg[0]                                         | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               17 |             28 |         1.65 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/FpuPlugin_fpu_io_port_0_cmd_ready                                      |                                                                         |               11 |             29 |         2.64 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                           | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               14 |             30 |         2.14 |
|  sys_clk       | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                                |                                                                         |                8 |             30 |         3.75 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/writeBack_FpuPlugin_commit_rValid_reg_inv_0[0]                         |                                                                         |                7 |             30 |         4.29 |
|  sys_clk       | soc_a7ddrphy_bitslip0_value00                                                                 | soc_a7ddrphy_bitslip7_value0                                            |               14 |             30 |         2.14 |
|  sys_clk       | soc_a7ddrphy_bitslip1_value00                                                                 | soc_a7ddrphy_bitslip15_value0                                           |               15 |             30 |         2.00 |
|  sys_clk       |                                                                                               | VexRiscv/FpuPlugin_fpu/roundBack_patched_mantissa                       |               13 |             31 |         2.38 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_4    |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_fullmemorywe_state_reg[1]_0               |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_2    |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_fullmemorywe_state_reg[1]                 |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re                                        |                                                                         |                9 |             32 |         3.56 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_0    |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re                                        |                                                                         |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_3    |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank0_scratch0_re                                                | sys_rst                                                                 |                8 |             32 |         4.00 |
|  sys_clk       | soc_basesoc_bus_errors                                                                        | sys_rst                                                                 |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]_1    |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re                                        |                                                                         |               14 |             32 |         2.29 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                        | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_2[0]                                     |                                                                         |               22 |             32 |         1.45 |
|  sys_clk       | VexRiscv/dataCache_1/CsrPlugin_hadException_reg[0]                                            |                                                                         |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                         |                                                                         |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_832_reg[0]                                         |                                                                         |               19 |             32 |         1.68 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank4_load0_re                                                   | sys_rst                                                                 |                9 |             32 |         3.56 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_2946_reg[0]                                        | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               12 |             32 |         2.67 |
|  sys_clk       | VexRiscv/dataCache_1/execute_CsrPlugin_csr_2946_reg[1]                                        | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               11 |             32 |         2.91 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr          |                                                                         |               17 |             32 |         1.88 |
|  sys_clk       | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                              |                                                                         |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/shortPip_rspStreams_0_ready                                            |                                                                         |               21 |             32 |         1.52 |
|  sys_clk       | soc_basesoc_timer_update_value_re                                                             | sys_rst                                                                 |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/load_s0_output_rData_value[31]_i_1_n_0                                 |                                                                         |               11 |             32 |         2.91 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface4_bank_bus_dat_r[31]_i_1_n_0         |               14 |             32 |         2.29 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0         |               12 |             32 |         2.67 |
|  sys_clk       |                                                                                               | soc_builder_csr_bankarray_interface3_bank_bus_dat_r[31]_i_1_n_0         |               21 |             32 |         1.52 |
|  sys_clk       |                                                                                               | soc_basesoc_tx_phase[31]_i_1_n_0                                        |                9 |             32 |         3.56 |
|  sys_clk       |                                                                                               | soc_basesoc_rx_phase[31]_i_1_n_0                                        |                9 |             32 |         3.56 |
|  sys_clk       | soc_builder_basesoc_dat_w_wishbone2csr_next_value_ce0                                         |                                                                         |                9 |             32 |         3.56 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank4_reload0_re                                                 | sys_rst                                                                 |                9 |             32 |         3.56 |
|  sys_clk       | soc_builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re                                        |                                                                         |               13 |             32 |         2.46 |
|  sys_clk       | VexRiscv/memory_DivPlugin_rs1[1]                                                              | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear             |                7 |             32 |         4.57 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/E[0]                                                                   |                                                                         |                8 |             32 |         4.00 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/soc_builder_basesoc_litedramwishbone2native_state_reg[0]      |                                                                         |                4 |             32 |         8.00 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_FpuCore_l652                                                      |                                                                         |               15 |             33 |         2.20 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/sqrt_sqrt/E[0]                                                         |                                                                         |               10 |             38 |         3.80 |
|  sys_clk       | VexRiscv/writeBack_FpuPlugin_commit_ready                                                     |                                                                         |               17 |             42 |         2.47 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/decode_sqrt_ready                                                      |                                                                         |               11 |             42 |         3.82 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/div_divider_io_input_ready                                 |                                                                         |               15 |             49 |         3.27 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/sqrt_sqrt/when_FpuSqrt_l41                                             | VexRiscv/FpuPlugin_fpu/sqrt_sqrt/a[27]_i_1_n_0                          |               15 |             55 |         3.67 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/add_math_output_ready                                      |                                                                         |               21 |             57 |         2.71 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/add_shifter_output_ready                                   |                                                                         |               25 |             60 |         2.40 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/add_oh_output_ready                                        |                                                                         |               23 |             61 |         2.65 |
|  sys_clk       | VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_0                                   |                                                                         |               20 |             64 |         3.20 |
|  sys_clk       | VexRiscv/dataCache_1_io_mem_cmd_ready                                                         |                                                                         |               21 |             70 |         3.33 |
|  sys_clk       | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                                 |                                                                         |               25 |             70 |         2.80 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/CEA2                                                       |                                                                         |               19 |             72 |         3.79 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/mul_result_mulToAdd_ready                                  |                                                                         |               26 |             73 |         2.81 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/CEP                                                        |                                                                         |               18 |             75 |         4.17 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/decode_div_ready                                                       |                                                                         |               26 |             76 |         2.92 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/add_preShifter_output_rValid_reg[0]                        |                                                                         |               31 |             80 |         2.58 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/sqrt_sqrt/decode_shortPip_ready                                        |                                                                         |               32 |             82 |         2.56 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/decode_mul_ready                                           |                                                                         |               23 |             94 |         4.09 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/mul_sum2_output_rData_add_reg[0]                           |                                                                         |               30 |            111 |         3.70 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/div_divider/commitLogic_0_mul_counter_reg[2]                           |                                                                         |               27 |            118 |         4.37 |
|  sys_clk       | soc_basesoc_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                    | sys_rst                                                                 |               46 |            128 |         2.78 |
|  sys_clk       |                                                                                               | soc_basesoc_sdram_master_p0_wrdata_mask[1]                              |               36 |            128 |         3.56 |
|  sys_clk       |                                                                                               | VexRiscv/FpuPlugin_fpu/div_divider/soc_basesoc_reset_re_reg             |               71 |            152 |         2.14 |
|  sys_clk       | VexRiscv/FpuPlugin_fpu/when_CsrPlugin_l922_3                                                  |                                                                         |               76 |            180 |         2.37 |
|  sys_clk       | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                                    |                                                                         |               84 |            185 |         2.20 |
|  sys_clk       | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                   |                                                                         |               91 |            256 |         2.81 |
|  sys_clk       |                                                                                               | sys_rst                                                                 |              109 |            298 |         2.73 |
|  sys_clk       |                                                                                               |                                                                         |              277 |            729 |         2.63 |
+----------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+--------------+


