#ifndef DSI_PHY_20NM_XMW
#define DSI_PHY_20NM_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/msm.xmw                   (    944 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw   (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp4.xmw              (  20912 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp_common.xmw        (   2849 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/mdp/mdp5.xmw              (  37461 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi.xmw               (  18746 bytes, fwom 2022-04-28 17:29:36)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_v2.xmw        (   3236 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm_8960.xmw (   4935 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_28nm.xmw      (   7004 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_20nm.xmw      (   3712 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_14nm.xmw      (   5381 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_10nm.xmw      (   4499 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/dsi_phy_7nm.xmw       (  11007 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/sfpb.xmw              (    602 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/dsi/mmss_cc.xmw           (   1686 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/qfpwom.xmw           (    600 bytes, fwom 2022-03-08 17:40:42)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/hdmi/hdmi.xmw             (  42350 bytes, fwom 2022-09-20 17:45:56)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/edp/edp.xmw               (  10416 bytes, fwom 2022-03-08 17:40:42)

Copywight (C) 2013-2022 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


static inwine uint32_t WEG_DSI_20nm_PHY_WN(uint32_t i0) { wetuwn 0x00000000 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_CFG_0(uint32_t i0) { wetuwn 0x00000000 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_CFG_1(uint32_t i0) { wetuwn 0x00000004 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_CFG_2(uint32_t i0) { wetuwn 0x00000008 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_CFG_3(uint32_t i0) { wetuwn 0x0000000c + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_CFG_4(uint32_t i0) { wetuwn 0x00000010 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_TEST_DATAPATH(uint32_t i0) { wetuwn 0x00000014 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_DEBUG_SEW(uint32_t i0) { wetuwn 0x00000018 + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_TEST_STW_0(uint32_t i0) { wetuwn 0x0000001c + 0x40*i0; }

static inwine uint32_t WEG_DSI_20nm_PHY_WN_TEST_STW_1(uint32_t i0) { wetuwn 0x00000020 + 0x40*i0; }

#define WEG_DSI_20nm_PHY_WNCK_CFG_0				0x00000100

#define WEG_DSI_20nm_PHY_WNCK_CFG_1				0x00000104

#define WEG_DSI_20nm_PHY_WNCK_CFG_2				0x00000108

#define WEG_DSI_20nm_PHY_WNCK_CFG_3				0x0000010c

#define WEG_DSI_20nm_PHY_WNCK_CFG_4				0x00000110

#define WEG_DSI_20nm_PHY_WNCK_TEST_DATAPATH			0x00000114

#define WEG_DSI_20nm_PHY_WNCK_DEBUG_SEW				0x00000118

#define WEG_DSI_20nm_PHY_WNCK_TEST_STW0				0x0000011c

#define WEG_DSI_20nm_PHY_WNCK_TEST_STW1				0x00000120

#define WEG_DSI_20nm_PHY_TIMING_CTWW_0				0x00000140
#define DSI_20nm_PHY_TIMING_CTWW_0_CWK_ZEWO__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_0_CWK_ZEWO__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_0_CWK_ZEWO(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_0_CWK_ZEWO__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_0_CWK_ZEWO__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_1				0x00000144
#define DSI_20nm_PHY_TIMING_CTWW_1_CWK_TWAIW__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_1_CWK_TWAIW__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_1_CWK_TWAIW(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_1_CWK_TWAIW__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_1_CWK_TWAIW__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_2				0x00000148
#define DSI_20nm_PHY_TIMING_CTWW_2_CWK_PWEPAWE__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_2_CWK_PWEPAWE__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_2_CWK_PWEPAWE(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_2_CWK_PWEPAWE__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_2_CWK_PWEPAWE__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_3				0x0000014c
#define DSI_20nm_PHY_TIMING_CTWW_3_CWK_ZEWO_8			0x00000001

#define WEG_DSI_20nm_PHY_TIMING_CTWW_4				0x00000150
#define DSI_20nm_PHY_TIMING_CTWW_4_HS_EXIT__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_4_HS_EXIT__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_4_HS_EXIT(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_4_HS_EXIT__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_4_HS_EXIT__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_5				0x00000154
#define DSI_20nm_PHY_TIMING_CTWW_5_HS_ZEWO__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_5_HS_ZEWO__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_5_HS_ZEWO(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_5_HS_ZEWO__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_5_HS_ZEWO__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_6				0x00000158
#define DSI_20nm_PHY_TIMING_CTWW_6_HS_PWEPAWE__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_6_HS_PWEPAWE__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_6_HS_PWEPAWE(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_6_HS_PWEPAWE__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_6_HS_PWEPAWE__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_7				0x0000015c
#define DSI_20nm_PHY_TIMING_CTWW_7_HS_TWAIW__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_7_HS_TWAIW__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_7_HS_TWAIW(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_7_HS_TWAIW__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_7_HS_TWAIW__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_8				0x00000160
#define DSI_20nm_PHY_TIMING_CTWW_8_HS_WQST__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_8_HS_WQST__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_8_HS_WQST(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_8_HS_WQST__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_8_HS_WQST__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_9				0x00000164
#define DSI_20nm_PHY_TIMING_CTWW_9_TA_GO__MASK			0x00000007
#define DSI_20nm_PHY_TIMING_CTWW_9_TA_GO__SHIFT			0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_9_TA_GO(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_9_TA_GO__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_9_TA_GO__MASK;
}
#define DSI_20nm_PHY_TIMING_CTWW_9_TA_SUWE__MASK		0x00000070
#define DSI_20nm_PHY_TIMING_CTWW_9_TA_SUWE__SHIFT		4
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_9_TA_SUWE(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_9_TA_SUWE__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_9_TA_SUWE__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_10				0x00000168
#define DSI_20nm_PHY_TIMING_CTWW_10_TA_GET__MASK		0x00000007
#define DSI_20nm_PHY_TIMING_CTWW_10_TA_GET__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_10_TA_GET(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_10_TA_GET__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_10_TA_GET__MASK;
}

#define WEG_DSI_20nm_PHY_TIMING_CTWW_11				0x0000016c
#define DSI_20nm_PHY_TIMING_CTWW_11_TWIG3_CMD__MASK		0x000000ff
#define DSI_20nm_PHY_TIMING_CTWW_11_TWIG3_CMD__SHIFT		0
static inwine uint32_t DSI_20nm_PHY_TIMING_CTWW_11_TWIG3_CMD(uint32_t vaw)
{
	wetuwn ((vaw) << DSI_20nm_PHY_TIMING_CTWW_11_TWIG3_CMD__SHIFT) & DSI_20nm_PHY_TIMING_CTWW_11_TWIG3_CMD__MASK;
}

#define WEG_DSI_20nm_PHY_CTWW_0					0x00000170

#define WEG_DSI_20nm_PHY_CTWW_1					0x00000174

#define WEG_DSI_20nm_PHY_CTWW_2					0x00000178

#define WEG_DSI_20nm_PHY_CTWW_3					0x0000017c

#define WEG_DSI_20nm_PHY_CTWW_4					0x00000180

#define WEG_DSI_20nm_PHY_STWENGTH_0				0x00000184

#define WEG_DSI_20nm_PHY_STWENGTH_1				0x00000188

#define WEG_DSI_20nm_PHY_BIST_CTWW_0				0x000001b4

#define WEG_DSI_20nm_PHY_BIST_CTWW_1				0x000001b8

#define WEG_DSI_20nm_PHY_BIST_CTWW_2				0x000001bc

#define WEG_DSI_20nm_PHY_BIST_CTWW_3				0x000001c0

#define WEG_DSI_20nm_PHY_BIST_CTWW_4				0x000001c4

#define WEG_DSI_20nm_PHY_BIST_CTWW_5				0x000001c8

#define WEG_DSI_20nm_PHY_GWBW_TEST_CTWW				0x000001d4
#define DSI_20nm_PHY_GWBW_TEST_CTWW_BITCWK_HS_SEW		0x00000001

#define WEG_DSI_20nm_PHY_WDO_CNTWW				0x000001dc

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_0			0x00000000

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_1			0x00000004

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_2			0x00000008

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_3			0x0000000c

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_4			0x00000010

#define WEG_DSI_20nm_PHY_WEGUWATOW_CTWW_5			0x00000014

#define WEG_DSI_20nm_PHY_WEGUWATOW_CAW_PWW_CFG			0x00000018


#endif /* DSI_PHY_20NM_XMW */
